Meta logo

Design Verification Engineer - Accelerators

Meta

Sunnyvale, CAJob$178–250K/yrSeen todaySeen in employer's feed today

Most applications go out cold — see where you stand first. No sign-up to start.

You apply on the employer's site, with no Olive account needed.

Watch jobs like this.

Don't just apply. Show up ready.

Olive works from this exact posting.

At a glance

Compensation
$178–250K/yr
Location
Sunnyvale, CA
Work Authorization
Not specified

Olive lists jobs from US employers, including remote roles you can work from the United States.

Job overview

Meta is hiring a Design Verification lead to own verification for complex computer vision and imaging accelerator IP and subsystems in custom silicon for AR glasses. The role defines verification strategy across multiple IPs and builds scalable DV infrastructure across chips and programs, partnering with architecture, design, firmware/software, emulation, physical design, post-silicon, and program teams.

Skills & qualifications

RequiredNice to have

Skills

SystemVerilogUVMC/C++Design VerificationVerification PlanningCoverage StrategiesUVM Environment DevelopmentReusable Verification ComponentsFormal VerificationSystemVerilog AssertionsEmulationFPGA PrototypingLow-Power VerificationUPFPythonTCLPerlShell ScriptingLeadershipMentoringCross-Team CoordinationMobile SoC VerificationWearable SoC VerificationAR/VR SoC VerificationComputer VisionImaging/ISPDSPML Accelerator VerificationEDA Vendor ManagementContracted Team ManagementPortable StimulusReference Model VerificationFirmware/Software Co-SimulationRegression InfrastructureHardware CICoverage AnalyticsAutomated Triage

Qualifications

8+ Years Verification ExperienceMaster's or PhD in EE/CE/CS

Full job description

Summary:

The AR glasses Meta is building run on custom silicon that delivers serious compute within a tight power budget. Our silicon team designs that silicon, with breakthrough work in computer vision, machine learning, imaging, and sensing. We're hiring a Design Verification (DV) lead to own verification for complex computer vision and imaging accelerator IP and subsystems. In this role, you'll define the verification strategy across multiple IPs and build DV infrastructure that scales across chips and programs.

Required Skills:

Design Verification Engineer - Accelerators Responsibilities:

  1. Shape architecture and microarchitecture decisions with architects, design, FW/SW, emulation, physical design and post-silicon teams so the chip is designed with verification in mind. Work with TPMs on schedules and sign-off criteria

  2. Own DV for multiple complex IPs or subsystems from start to finish, all the way from verification planning through coverage closure and sign-off

  3. Define the strategy across IPs, including the mix of simulation (constrained-random, UVM), formal, assertions, emulation and FPGA prototyping, plus power-aware verification (UPF)

  4. Design reusable testbench architectures, verification IP and libraries that are shared across IPs, subsystems and SoC generations

  5. Drive regression management, automated triage, coverage analytics, and compute-efficient runs (simulation and emulation) so the team can sustain high throughput as the number of designs grows

  6. Spot verification-quality and productivity gaps across the org, lead initiatives that measurably improve quality and time-to-closure, and drive DV methodology improvements, including AI-assisted ones

  7. Root-cause failures down to specific lines of RTL, reference model or FW/SW, and propose the fixes

Minimum Qualifications:

Minimum Qualifications:

  1. 8+ years of hands-on verification experience with SystemVerilog, UVM and C/C++ at the IP, subsystem and SoC level

  2. Has led DV for complex IP or an SoC through tape-out, including owning sign-off

  3. Has defined and run verification plans, coverage strategies, and closure metrics (functional and code coverage) across multiple blocks or IPs

  4. Has built UVM verification environments from scratch and designed reusable verification components

  5. Deep experience in at least one of: formal verification, SystemVerilog Assertions (SVA), emulation/FPGA prototyping, or low-power (UPF) verification

  6. Strong scripting skills (Python, TCL, Perl, Shell) for building verification tools and flows

  7. Has led and mentored engineers and coordinated work across teams

Preferred Qualifications:

Preferred Qualifications:

  1. Has verified power-limited mobile, wearable or AR/VR System-on-Chips (SoCs)

  2. Has managed EDA vendors or contracted DV teams

  3. Has verified computer vision, imaging/ISP, DSP or ML accelerator designs

  4. Master's or PhD in EE/CE/CS

  5. Has rolled out methodology changes (formal, emulation, portable stimulus, ML/AI-assisted verification) across an org

  6. Has verified hardware against reference models written in C++ or Python, or co-simulated with firmware or software

  7. Has scaled DV infrastructure (regression farms, CI for hardware, coverage and triage dashboards) across multiple IPs or programs

Public Compensation:

$178,000/year to $250,000/year + bonus + equity + benefits

Industry: Internet

Equal Opportunity:

Meta is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics. We also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law. Meta participates in the E-Verify program in certain locations, as required by law. Please note that Meta may leverage artificial intelligence and machine learning technologies in connection with applications for employment.

Meta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at [email protected].

How this job compares

Set against the 2,947 open Hardware Engineer jobs on Olive Jobs, counted November 4, 2026.

Pay
  • This posting$178–250K/yr
  • California median$146–214K/yr901 salary ranges
  • US median$132–204K/yr2,139 salary ranges

This range's midpoint, $214K, is 19% above the California median midpoint ($180K) — in the top quarter of Hardware Engineer salary ranges in California.

Openings
Olive Jobs lists 1,203 open Hardware Engineer jobs in California and 2,947 across the US. 1% of them nationwide are listed as remote or flexible.
Hiring the most in California
Experience
This posting asks for at least 8 years of experience; Hardware Engineer postings that state a minimum ask for 5 years at the median (2,467 postings).
Education
1,751 of the 2,947 open Hardware Engineer jobs (59%) ask for a bachelor's degree or higher.

Counted across the open, public US postings on Olive Jobs on November 4, 2026. Pay medians are the middle values of the low ends and of the high ends of postings that list both ends of a range in the same cadence (a yearly salary or an hourly rate); a range's midpoint is halfway between its ends. Pay and experience figures resting on fewer than 20 postings are left out.

Prepare for this role

You've read the whole posting — now see how you match it.