DeepMind logo

Silicon Engineer, Physical Verification, DeepMind

DeepMind

Mountain View, CAJob$217–236K/yrPosted 3w agoStill listed 4 days ago

Most applications go out cold — see where you stand first. No sign-up to start.

Watch jobs like this.

At a glance

Compensation
$217–236K/yr
Location
Mountain View, CA
Work Authorization
Not specified

Olive lists jobs from US employers, including remote roles you can work from the United States.

Job overview

The Silicon Engineer, Physical Verification will contribute to custom silicon solutions for Google’s direct-to-consumer products. The role focuses on automating and integrating physical verification, establishing a correct-by-construction methodology, and supporting chip planning, floorplanning, and IP integration. The engineer will collaborate with physical design, circuits, technology, and package leads to drive physical sign-off convergence for high-performance designs.

Skills & qualifications

RequiredNice to have

Skills

Electrical Engineering TechnologyComputer EngineeringComputer ScienceElectronic Design AutomationPhysical DesignASIC Physical VerificationProduction Chip VerificationChip Tape-OutEDA ToolsSiemens CalibreSynopsys ICVFusion CompilerCadence InnovusSoftware DevelopmentPythonC++GoVendor EvaluationProcess Node EvaluationIP Evaluation

Qualifications

Bachelor's in Electrical Engineering or Related8+ Years ASIC Physical VerificationEnglish Proficiency

Full job description

Silicon Engineer, Physical Verification, DeepMind Share Silicon Engineer, Physical Verification, DeepMind

  • linkCopy link
  • emailEmail a friend

corporate_fareDeepMindplaceMountain View, CA, USA

Apply

Share Silicon Engineer, Physical Verification, DeepMind

  • linkCopy link
  • emailEmail a friend

Minimum qualifications:

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.
  • 8 years or more of experience in ASIC physical verification, including experience with production chips.
  • Experience in successful tape-outs of chips at different levels of hierarchy from block to subchips and chip-top.
  • Experience with industry-standard Electronic design automation (EDA) tools for physical verification (e.g., Siemens Calibre, Synopsys ICV and Fusion Compiler, Cadence Innovus).
  • Software development experience in programming languages (e.g., Python, C++, Go).

Preferred qualifications:

  • Experience performing technical physical evaluations of vendors, process nodes and IP.

About the job Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next-generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.Artificial intelligence will be one of humanity’s most transformative inventions. At Google DeepMind, we are a pioneering AI lab with exceptional interdisciplinary teams focused on advancing AI development to solve complex global challenges and accelerate high-quality product innovation for billions of users. We use our technologies for widespread public benefit and scientific discovery, ensuring safety and ethics are always our highest priority.

We are pushing the boundaries across multiple domains. Our global teams offer varied learning opportunities and career pathways for those driven to achieve exceptional results through collective effort.Individual pay is determined by factors including job-related skills, experience, and relevant education or training.

US: $217000 - $236000 (USD) + 15% bonus target

Learn more about benefits at Google. Responsibilities

  • Lead and actively contribute to the automation and integration of physical verification (DRC, ANT, LVS, ERC DFM, MIM-Cap design, chip-floorplanning and integration, IP integration, etc) in our automated flow.
  • Create a 'correct by construction' methodology from design planning and floorplan.
  • Plan and implement pad-rings, Bumps, RDL and IP integration (memories, IO's and analog IPs).
  • Collaborate with physical design, circuits, technology, and package leads as a physical design verification engineer, and drive the overall sign-off physical convergence for high-performance designs.
  • Leverage your hardware expertise to develop the software components required for physical verification automation, and their software integration in our automated flow.

Information collected and processed as part of your Google Careers profile, and any job applications you choose to submit is subject to Google's Applicant and Candidate Privacy Policy. Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire. If you have a need that requires accommodation, please let us know by completing our Accommodations for Applicants form. Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting. To all recruitment agencies: Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees, or any other organization location. Google is not responsible for any fees related to unsolicited resumes. Equity is granted exclusively and discretionarily by Alphabet Inc. on the basis of an agreement concluded between you and Alphabet Inc. Alphabet Inc. is your sole contractual partner with respect to equity grants. GSU grants are not guaranteed, are discretionary, are subject to approval by the Alphabet Inc. board of directors or its delegate, the terms of the relevant Alphabet Inc. stock plan, and your grant agreement. They have no impact on statutory payments. Current or past grants do not confer an acquired right.

Similar jobs, posted recently

Open roles like this one, listed in the last 30 days.

You've read the whole posting — now see how you match it.