
Design Engineer II
Austin, TXFull-timeSeen 1w agoSeen in employer's feed 1w ago
Most applications go out cold — see where you stand first. No sign-up to start.
Watch jobs like this. New roles like this one near Austin, TX, by email.
Don't just apply. Show up ready.
Olive works from this exact posting.
At a glance
Olive lists jobs from US employers, including remote roles you can work from the United States.
Requirements
Credentials this posting asks for.
Job overview
Design Engineer II at Cadence will enhance the functional verification environment, add new features, ensure clean customer configurations, support issue resolution, and maintain design quality against technical and quality metrics.
Skills & qualifications
Skills
Qualifications
Full job description
AUSTIN
Full time
R56542
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
This person will work with the existing functional verification environment to add new features into the verification environment, ensuring various customer configurations are clean as part of verification regressions, supporting customers in case of any issues with using the verification environment, and functional and code coverage. Additionally, this person will be responsible for ensuring that the design is in line with the technical and quality requirements set for the team – particularly with respect to our quality Metrics.
The position is based in Austin.
Position Requirements:
-
BS/MS - Electrical / Computer Engineering
-
At least 2-3 years of relevant experience including design verification experience.
-
Strong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must.
-
UVM based functional verification environment development is required.
-
AXI and/or CHI-E, DDR Memory experience is highly desirable.
Memory controller verification experience is desirable.
As a Verification Engineer for Memory Controller development team, you will lead the verification effort and contribute to the functional verification of the Cadence's Memory Controller IP. This person will work with the existing functional verification environment to add new features into the verification environment, ensuring various customer configurations are clean as part of verification regressions, supporting customers in case of any issues with using the verification environment, and functional and code coverage. Additionally, this person will be responsible for ensuring that the design is in line with the technical and quality requirements set for the team – particularly with respect to our quality Metrics.
The position is based in Austin.
Position Requirements:
-
BS/MS - Electrical / Computer Engineering
-
At least 2-3 years of relevant experience including design verification experience.
-
Strong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must.
-
UVM based functional verification environment development is required.
-
AXI and/or CHI-E experience is highly desirable.
Memory controller verification experience is desirable.
We’re doing work that matters. Help us solve what others can’t.
Additional Jobs (https://cadence.wd1.myworkdayjobs.com/addl\_jobs)
Equal Employment Opportunity Policy:
Cadence is committed to equal employment opportunity throughout all levels of the organization.
- Read the policy(opens in a new tab) (https://www.cadence.com/content/dam/cadence-www/global/en\_US/documents/company/careers/equal-employment-opportunity-policy.pdf)
We welcome your interest in the company and want to make sure our job site is accessible to all. If you experience difficulty using this site or to request a reasonable accommodation, please contact [email protected].
Privacy Policy:
Job Applicant If you are a job seeker creating a profile using our careers website, please see the privacy policy(opens in a new tab) (https://www.cadence.com/en\_US/home/privacy/privacy-policy.html) .
E-Verify Cadence participates in the
E-Verify program in certain U.S. locations as required by law. Download More Information on E-Verify (64K) (https://www.cadence.com/content/dam/cadence-www/global/en\_US/documents/company/careers/e-verify-participation-poster.pdf)
Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences.
Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For. Our shared passion for solving the world’s toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence.
Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.
Cadence is committed to creating a diverse environment and is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.
Similar jobs, posted recently
Open roles like this one, listed in the last 30 days.
Quantum Qubit Design EngineerIntel · Hillsboro, OR · $142–269K/yrPosted 1w agoPosted 1w ago
Senior Physical Design EngineerNVIDIA · Santa Clara, CA · $168–265K/yrPosted 4 days agoPosted 4 days ago
ASIC Design Engineer – Clocks IPNVIDIA · Santa Clara, CA (Hybrid) · $116–190K/yrPosted 3w agoPosted 3w ago
Senior CPU RTL Design EngineerIntel · Austin, TX (Hybrid) · $142–269K/yrPosted 2w agoPosted 2w ago
Senior CPU Design Verification EngineerIntel · Austin, TX (Hybrid) · $122–232K/yrPosted 1w agoPosted 1w ago
You've read the whole posting — now see how you match it.