Design Verification Engineer
US - HeadquartersFull-time$212–246K/yrPosted 3mo agoStill listed today
Most applications go out cold — see where you stand first. No sign-up to start.
Watch jobs like this. New roles like this one near United States, by email.
Don't just apply. Show up ready.
Olive works from this exact posting.
At a glance
Olive lists jobs from US employers, including remote roles you can work from the United States.
Job overview
Upscale, Inc. is building high-performance infrastructure for demanding AI workloads, with engineering across silicon, systems, and networking. The Design Verification Engineer develops verification environments and plans, verifies RTL at block and chip levels, analyzes coverage, and resolves design issues with cross-functional teams. The role also advances verification methods, automation, and data-driven or AI-assisted techniques to improve test generation, regression analysis, coverage, and debugging.
Skills & qualifications
Skills
Qualifications
Full job description
Why join Upscale, Inc.
Upscale, Inc., is building the high-performance infrastructure powering the next generation of artificial intelligence. Backed by over $300M in funding and rapid global adoption, we are scaling systems designed for the world’s most demanding AI workloads.
We focus on first-principles engineering across silicon, systems, and networking—where performance, scale, and execution are critical. Our team is talent-dense and high-performing. We value ownership, technical rigor, and speed, and we offer the opportunity to work on foundational problems with immediate, real-world impact.
If you’re looking to do high-impact work, move fast, and help define the infrastructure behind the future of AI—Upscale is where you can produce meaningful work at the frontier—and operate at a high standard.
Job Responsibilities
-
Design, develop, and maintain robust verification environments, testbenches, reusable verification components, and reference models for block- and system-level designs.
-
Develop comprehensive verification plans and create test cases to ensure complete functional coverage.
-
Verify RTL designs at both block and chip levels using directed testing, constrained-random verification, assertion-based verification (ABV), formal verification techniques, and functional coverage methodologies.
-
Perform RTL code coverage analysis, assertion coverage, functional coverage, and gate-level simulations to validate design quality and completeness.
-
Debug and resolve design and verification issues by collaborating closely with design, architecture, and cross-functional engineering teams.
-
Drive the adoption of advanced verification methodologies, automation frameworks, and best practices to improve verification quality and efficiency.
-
Apply data-driven analytics and AI-assisted techniques to improve test generation, regression analysis, coverage optimization, and debug productivity.
-
Continuously improve verification processes, infrastructure, and reusable verification IP to accelerate development cycles and enhance design quality and reliability.
Job Requirements
-
Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field with 10+ years of industry experience, or a Master's degree with 7+ years of relevant experience.
-
Proven experience verifying complex ASIC designs at both block and system levels.
-
Strong proficiency with SystemVerilog and the Universal Verification Methodology (UVM).
-
Extensive knowledge of ASIC design verification methodologies, verification flows, and industry best practices.
-
Experience collaborating with cross-functional teams to deliver ASIC products from architecture through first customer shipment (FCS).
-
Strong programming and scripting skills in C, C++, and/or Python.
-
Excellent debugging and root-cause analysis skills with the ability to independently resolve complex design and verification issues.
-
Experience with verification planning, functional coverage, assertion-based verification (ABV), constrained-random verification, and regression management.
-
Domain knowledge of Ethernet, PCIe, and switch fabric architectures is highly desirable.
-
Familiarity with data analytics, AI/ML-assisted verification techniques, or automation tools to improve test generation, regression analysis, coverage closure, and debug productivity is a plus.
-
Strong analytical, problem-solving, and communication skills with a passion for solving complex technical challenges.
-
Self-motivated, detail-oriented, and able to work effectively both independently and as part of a collaborative engineering team.
Where you fall within that range depends on your experience, skills, and impact—we benchmark against internal levels to keep things fair and consistent.
Equal Opportunity
Upscale, Inc., is building a team that reflects a wide range of perspectives, backgrounds, and experiences. We’re proud to be an Equal Opportunity Employer and consider all qualified applicants regardless of race, color, religion, national origin, sex, sexual orientation, gender identity, disability, or veteran status.
Accessibility & Accommodations
We’re committed to making our hiring process accessible to everyone. If you need accommodations at any stage, just reach out to us at [email protected]—we’re happy to help. Note: This inbox is only for accommodation requests.
Similar jobs, posted recently
Open roles like this one, listed in the last 30 days.
Energy EngineerCadmus · Hagatna, GU · $80–95K/yrPosted 6 days agoPosted 6 days ago- Principal Mechanical Design EngineerUpscale AI · US - Headquarters · $227–244K/yrPosted 1w agoPosted 1w ago
Principal Design Engineer (P4) - HSE Mil Turbines (Hybrid)RTX Corporation · aguadilla, PR (Hybrid)Posted 5 days agoPosted 5 days ago
Software Engineering Co-Op (January 2027) (Hybrid)RTX Corporation · aguadilla, PR (Hybrid)Posted 1w agoPosted 1w ago
Reliability Engineer II (Hybrid)RTX Corporation · aguadilla, PR (Hybrid)Posted 5 days agoPosted 5 days ago
You've read the whole posting — now see how you match it.