
CXR Senior Process & Integration Engineer
Stanford, CATemporary$168–197K/yrSeen 1 day agoSeen in employer's feed 1 day ago
See where you stand before you apply. No sign-up to start.
You apply on the posting's application page, with no Olive account needed.
Watch jobs like this. New roles like this one near Stanford, CA, by email.
Don't just apply. Show up ready.
Olive works from this exact posting.
At a glance
Olive focuses on jobs in the United States, including remote roles you can work from there.
Job overview
Stanford University seeks a senior process and integration engineer to develop practical, reproducible fabrication pathways for CXR CMOS+X projects. The role supports integration of commercial foundry CMOS devices with emerging materials, devices, and technologies, and involves collaboration across research teams, facilities, and external partners. The position is onsite at Stanford’s main campus, is fixed term for two years, and does not offer visa sponsorship.
Skills & qualifications
Skills
Qualifications
Full job description
Job Description
This position has been deemed critical by the School of Engineering Dean’s Office and is exempt from the hiring freeze.
For Stanford University employees, please apply through the Opportunity Marketplace within Sequoia.
Note - This is a two (2) year fixed term position. Visa sponsorship is not available for this position. All candidates must be eligible to work and live in the U.S.
Work Arrangement: This position is onsite, working at the Stanford main campus.
Budgeted Salary: The budgeted base salary range for this position is $168,360.00 - $197,495.00 per annum.
The School of Engineering
Stanford Engineering has been at the forefront of innovation for over a century, creating pivotal technologies that have transformed the worlds of information technology, communications, health care, energy, business and beyond. Our faculty and students are creative risk-takers who pursue excellence across a breadth of disciplines. Our alumni include some of the world's most successful leaders in technology and business. Our staff are critical to enabling Stanford Engineering to accomplish its mission: seeking solutions to some of the world's most urgent challenges and educating leaders who will make the world a better place through the power of engineering principles, techniques and systems.
Stanford University leads the Northwest AI Hardware Hub (NWAI Hub), one of the national hubs in the CHIPS Act-funded Microelectronics Commons initiative. With its administrative center at Stanford, the NWAI Hub brings together academic, industry, and research partners to accelerate innovation in microelectronics. Within this ecosystem, CXR provides CMOS+X prototyping, process development, and integration services to enable the heterogeneous integration of commercial foundry CMOS devices with emerging and advanced materials, devices, and technologies (X). We are seeking an experienced semiconductor technologist to help develop and establish practical, reproducible process pathways that enable researchers, startups, and university innovators to translate promising ideas into functional devices and prototypes. This position offers an exciting opportunity to apply semiconductor technology development expertise to emerging applications, collaborate across multidisciplinary teams and facilities, and help build new fabrication capabilities that bridge established CMOS technologies with next-generation innovations.
In this role you will:
-
Lead and execute semiconductor process development and integration activities for CXR CMOS+X projects, translating project requirements into feasible fabrication flows, process modules, and integration strategies.
-
Develop, optimize, and qualify new process steps and process flows in a university nanofabrication environment, including the integration of emerging materials, devices, and fabrication technologies with commercial foundry CMOS devices.
-
Apply design of experiments (DOE), statistical analysis, and data-driven process optimization methods to evaluate process parameters, identify critical variables, improve process performance, and establish robust, reproducible fabrication pathways.
-
Evaluate process and device performance using appropriate metrology, materials characterization, and electrical or other functional testing methods; analyze results, troubleshoot process issues, and recommend corrective actions.
-
Collaborate with researchers, engineers, technicians, commercial foundries, and external fabrication partners to coordinate process development and integration activities across multiple facilities, including those participating in the NWAI Hub.
-
Work with researchers and project teams to translate device concepts and technical requirements into fabrication-ready designs and process flows, using semiconductor layout design tools and applicable process design rules.
-
Coordinate with external vendors and service providers on substrate preparation and related manufacturing steps, including wafer or substrate coring, dicing, packaging, and testing, to support end-to-end prototype development.
-
Contribute to the development of CXR's technical capabilities, process documentation, standard operating procedures, and scalable service pathways to support a diverse community of innovators.
Preferred Requirements:
-
Advanced practical knowledge of semiconductor fabrication, with demonstrated expertise in process development, process integration, or semiconductor technology development in a semiconductor fab, R&D facility, or nanofabrication laboratory.
-
Experience developing and integrating fabrication processes for semiconductor devices, advanced materials, heterogeneous integration, or emerging device technologies.
-
Demonstrated experience designing experiments (DOE), applying statistical methods, and analyzing process and device data to optimize fabrication processes and device performance.
-
Familiarity with semiconductor layout design tools, design rules, and the relationship between device layout, process constraints, and fabrication requirements.
-
Experience with semiconductor process evaluation and characterization tools, metrology, materials analysis, and device testing; ability to interpret results and use them to guide process development.
-
Experience working in a cleanroom or semiconductor fabrication environment, including wafer and substrate handling, contamination control, process safety, and laboratory protocols.
-
Ability to work independently in a dynamic research environment, manage competing priorities, solve complex technical problems, and collaborate effectively with researchers and innovators from diverse technical backgrounds.
How this job compares
Set against the 3,035 open Process Engineer jobs on Olive Jobs, counted November 14, 2026.
- Pay
- This posting$168–197K/yr
- California median$114–170K/yr313 salary ranges
- US median$95–143K/yr1,616 salary ranges
This range's midpoint, $183K, is 31% above the California median midpoint ($139K) — in the top quarter of Process Engineer salary ranges in California.
- Openings
- Olive Jobs lists 385 open Process Engineer jobs in California and 3,035 across the US. 2% of them nationwide are listed as remote or flexible.
- Hiring the most in California
- Applied Materials40 open
- Apple18 open
- SpaceX14 open
- Experience
- Process Engineer postings that state a minimum ask for 4 years of experience at the median; the middle half ask for 2 to 5 years (2,422 postings).
- Education
- 1,902 of the 3,035 open Process Engineer jobs (63%) ask for a bachelor's degree or higher.
Counted across the open, public US postings on Olive Jobs on November 14, 2026. Figures based on too few postings are left out.
Prepare for this role
You've read the whole posting — now see how you match it.

