
Verification Engineer
San Jose, CAJob$122–195K/yrSeen 2mo agoSeen in employer's feed 4 days ago
Most applications go out cold — see where you stand first. No sign-up to start.
Watch jobs like this. New roles like this one near San Jose, CA, by email.
Don't just apply. Show up ready.
Olive works from this exact posting.
At a glance
Olive lists jobs from US employers, including remote roles you can work from the United States.
Requirements
Credentials this posting asks for.
Job overview
Broadcom is hiring a Verification Engineer. Broadcom’s ASIC Product Division (APD) seeks a Verification Engineer to develop and execute verification plans for IP blocks at both block and system levels. The role involves building and maintaining System Verilog/UVM-based verification environments, developing Python-based behavioral models, and analyzing simulation results. The engineer will collaborate with design, architecture, and verification teams to ensure design quality and contribute to improving verification methodologies and flows.
Key focus areas include Develop and execute verification plans for IP blocks at both block and system levels, Build and maintain System Verilog/UVM-based verification environments and testbenches, and Develop Python-based behavioral models and validate designs by comparing them against RTL implementations.
Successful candidates bring Bachelor’s In Electrical/Electronic Engineering Or Computer Science. Important skills include Verification Plans Development, System Verilog, UVM-Based Verification Environments, Testbenches, Python-Based Behavioral Models, and Root-Cause Resolution. Preferred (not required): AI-Assisted Tools, ChatGPT, Gemini, and Cursor.
Skills & qualifications
Skills
Qualifications
Benefits
Full job description
Please Note:
1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)
2. If you already have a Candidate Account, please Sign-In before you apply.
Job Description:
Broadcom’s ASIC Product Division (APD) is focused on enabling customers to develop products with a sustainable and substantial competitive advantage. APD does this by delivering best in class technology platforms, easy to integrate bleeding edge intellectual property, and by providing world class customer support. APD’s customers span a wide range of industries developing ASICs for largest and most complex cloud computing AI engines, supercomputers, networking, to low power and most advanced wireless solutions as examples.
Responsibilities
-
Develop and execute verification plans for IP blocks at both block and system levels
-
Build and maintain System Verilog /UVM-based verification environments and testbenches
-
Develop Python-based behavioral models and validate designs by comparing them against RTL implementations
-
Analyze simulation results, debug failures, and drive root-cause resolution
-
Collaborate with design, architecture, and verification teams to ensure design quality
-
Develop and maintain automation scripts and regression frameworks
-
Contribute to the improvement of verification methodologies and flows
-
Leverage AI-assisted tools (e.g., ChatGPT, Gemini, Cursor) to enhance productivity
Required Qualifications
-
Bachelor’s degree in Electrical/Electronic Engineering, Computer Science
-
8+ years of relevant industry experience
-
Strong expertise in RTL verification methodologies , including System Verilog
-
Experience with ASIC verification flows and design verification methodologies
-
Proficiency in UVM/OVM , Python, C/C++ , and scripting
-
Experience with block-level and system-level verification
-
Strong debugging and problem-solving skills
-
Ability to analyze and resolve complex verification trade-offs
-
Excellent communication and teamwork skills
Preferred Qualifications
-
Experience with firmware development or embedded C
-
Knowledge of PHY layers and adaptation techniques
-
Familiarity with formal verification methodologies
-
Understanding of chip design flows and tools
-
Knowledge of CPU, DDR, bus, network protocols, or DSP design
-
Experience with AI-assisted development tools
Compensation and Benefits
The annual base salary range for this position is USD 121,900.00 To USD 195,000.00
As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.
Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.
Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.
If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
Welcome! Thank you for your interest in Broadcom!
We are a global technology leader that designs, develops and supplies a broad range of semiconductor and infrastructure software solutions.
For more information please visit our video library (http://www.broadcom.com/videos) and check out our Connected by Broadcom (https://www.broadcom.com/support/resources/video-webinar-library?channel=5c9658f7c1d34eca91c6cc16178e5b1b&video=7d72b04ea50046a394e682fab640ce20) series.
Follow us on Linked In Broadcom Inc (https://www.linkedin.com/company/broadcom) .
Similar jobs, posted recently
Open roles like this one, listed in the last 30 days.
SoC Verification EngineerIntel · Austin, TX (Hybrid) · $142–200K/yrPosted 1w agoPosted 1w ago
ASIC Design Verification EngineerCisco · San Jose, CA · $168–245K/yrPosted 3w agoPosted 3w ago
GPU Design Verification EngineerIntel · Santa Clara, CA (Hybrid) · $164–232K/yrPosted 6 days agoPosted 6 days ago
Senior Firmware Verification EngineerNVIDIA · Santa Clara, CA · $152–242K/yrPosted 1w agoPosted 1w ago
Senior Memory Controller Verification EngineerNVIDIA · Santa Clara, CA (Hybrid) · $136–219K/yrPosted 3w agoPosted 3w ago
You've read the whole posting — now see how you match it.