
Sr. ASIC Design Verification Engineer (Silicon Engineering)
Austin, TXJobSeen 2mo agoSeen in employer's feed 5 days ago
Most applications go out cold — see where you stand first. No sign-up to start.
Watch jobs like this. New roles like this one near Austin, TX, by email.
Don't just apply. Show up ready.
Olive works from this exact posting.
At a glance
Olive lists jobs from US employers, including remote roles you can work from the United States.
Requirements
Credentials this posting asks for.
Job overview
SpaceX is hiring a Sr. ASIC Design Verification Engineer (Silicon Engineering). SpaceX is seeking a motivated, proactive, and intellectually curious Sr. ASIC Design Verification Engineer to develop cutting-edge next-generation ASICs for deployment in space and ground infrastructures. This role involves working with cross-disciplinary teams to expand the performance and capabilities of the Starlink network, enabling connectivity in previously unavailable, unaffordable, or unreliable places.
Key focus areas include Responsible for digital ASIC verification at block and system level, Write and review test plans, and Develop test harnesses and test sequences.
Successful candidates bring Bachelor's Degree In Electrical Engineering Or Computer Engineering, 5+ Years Experience With Design Verification And Test Bench Development, and U.S. Citizen Or National Or Lawful Permanent Resident Or Refugee Or Asylee Or Eligible For Required Authorizations. Important skills include Digital ASIC Verification, Test Plan Development, Test Harness Development, Test Sequence Development, Test Plan Execution, and Regression Running. Preferred (not required): Chip Bring-Up, Post-Silicon Validation, UVM, and OVM.
Skills & qualifications
Skills
Qualifications
Full job description
SpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars.
SR. ASIC DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING)
At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlink, the world’s most advanced broadband internet system. Starlink is the world’s largest satellite constellation and is providing fast, reliable internet to millions of users worldwide. We design, build, test, and operate all parts of the system – thousands of satellites, consumer receivers that allow users to connect within minutes of unboxing, and the software that brings it all together. We’ve only begun to scratch the surface of Starlink’s potential global impact are looking for best-in-class engineers to help maximize Starlink’s utility for communities and businesses around the globe.
We are seeking a motivated, proactive, and intellectually curious engineer who will work alongside world-class cross-disciplinary teams (systems, firmware, architecture, design, validation, product engineering, ASIC implementation). In this role, you will be developing cutting-edge next-generation ASICs for deployment in space and ground infrastructures around the globe. These chips are enabling connectivity in places it has previously not been available, affordable or reliable. Your efforts will help deliver cutting-edge solutions that will expand the performance and capabilities of the Starlink network.
RESPONSIBILITIES:
-
Responsible for digital ASIC verification at block and system level
-
Write and review test plans, develop test harnesses and test sequences
-
Responsible for test plan execution, running regressions, code and functional coverage closure
-
Contribute towards pre-silicon verification, chip bring-up and post-silicon validation
-
Be a hands-on self-starter who can execute the steps required to fully verify a complex digital designs
BASIC QUALIFICATIONS:
-
Bachelor’s degree in electrical engineering or computer engineering
-
5+ years of experience with design verification and test bench development
PREFERRED SKILLS AND EXPERIENCE:
-
Advanced degree in electrical engineering or computer engineering
-
Experience with verification methodologies such as UVM/OVM/VMM
-
Strong object-oriented programming knowledge
-
Strong problem-solving and coding skills
-
Experience in constrained random verification
-
Expertise in developing test plans, implementing coverage models, and analyzing results
-
Experience with scripting languages, e.g. Python for automation
-
RTL design, chip bring-up, and post-silicon validation experience
-
Ability to work in a dynamic environment with changing needs and requirements
ADDITIONAL REQUIREMENTS:
- Ability to work extended hours and weekends as needed to meet critical milestones
ITAR REQUIREMENTS:
- To conform to U.S. Government export regulations, applicant must be a (i) U.S. citizen or national, (ii) U.S. lawful, permanent resident (aka green card holder), (iii) Refugee under 8 U.S.C. § 1157, or (iv) Asylee under 8 U.S.C. § 1158, or be eligible to obtain the required authorizations from the U.S. Department of State. Learn more about the ITAR here (https://www.pmddtc.state.gov/?id=ddtc\_kb\_article\_page&sys\_id=24d528fddbfc930044f9ff621f961987) .
SpaceX is an Equal Opportunity Employer; employment with SpaceX is governed on the basis of merit, competence and qualifications and will not be influenced in any manner by race, color, religion, gender, national origin/ethnicity, veteran status, disability status, age, sexual orientation, gender identity, marital status, mental or physical disability or any other legally protected status.
Applicants wishing to view a copy of SpaceX’s Affirmative Action Plan for veterans and individuals with disabilities, or applicants requiring reasonable accommodation to the application/interview process should reach out to [email protected].
Similar jobs, posted recently
Open roles like this one, listed in the last 30 days.
Senior ASIC Design Verification Engineer - LPUNVIDIA · Santa Clara, CA (Hybrid) · $168–311K/yrPosted 1w agoPosted 1w ago
Senior CPU Design Verification EngineerIntel · Austin, TX (Hybrid) · $122–232K/yrPosted 1w agoPosted 1w ago
Custom SOC IP Verification EngineerNVIDIA · Santa Clara, CA · $168–311K/yrPosted 2w agoPosted 2w ago
Senior Design Verification Engineer - Neuromorphic ComputingIntel · Hillsboro, OR (Hybrid) · $122–232K/yrPosted 2w agoPosted 2w ago
Senior DFT Engineer - Post SiliconNVIDIA · Santa Clara, CA (Hybrid) · $168–311K/yrPosted 3 days agoPosted 3 days ago
You've read the whole posting — now see how you match it.