UNIVERSITY OF TEXAS AT AUSTIN logo

Thermal Mechanical Modeling Engineer

UNIVERSITY OF TEXAS AT AUSTIN

Austin, TXJobSeen 6 days agoSeen in employer's feed 6 days ago

Most applications go out cold — see where you stand first. No sign-up to start.

Watch jobs like this.

At a glance

Compensation
No compensation found
Location
Austin, TX
Work Authorization
Not specified

Olive lists jobs from US employers, including remote roles you can work from the United States.

Job overview

The Thermal Mechanical Modeling Engineer owns and executes hands-on semiconductor package mechanical and thermal simulations for advanced heterogeneous integration and multi-material packages. The role develops and validates package models, runs cross-domain simulation workflows, and collaborates with EDA vendors, OSATs, and foundries. It also advances repeatable SI/PI and multiphysics flows, tracks interface standards, and guides technical strategy.

Skills & qualifications

RequiredNice to have

Skills

Semiconductor Package SimulationMechanical ModelingThermal ModelingHigh-Speed Interconnect ModelingPower Delivery Network Modeling

Full job description

Own and execute hands-on semiconductor package mechanical and thermal simulations for advanced 2.5D/3.0D heterogeneous integration and multi-material packages.Perform modeling, extraction, and verification of high-speed interconnects, power delivery networks, thermal management, and mechanical stress across chiplets and advanced substrates.Build and validate comprehensive ADK/PDK models (electrical, EM, thermal, mechanical) that accurately represent package-level behavior and enable system-level co-design.Run end-to-end simulation workflows including thermal/structural reliability checks, and co-simulation across domains.Collaborate directly with EDA vendors (Cadence, Ansys, Synopsys, Siemens, Keysight, etc.), OSATs, and foundries to develop, test, and refine package simulation flows.Generate user guides, reference flows, scripts, and automation that make SI/PI/multiphysics enablement repeatable and accessible to design teams.Stay current with next-gen interface standards (PCIe Gen6/7, CXL, UCIe, UALink, SerDes, HBM) and incorporate their requirements into package design methodologies.Guide technical strategy for SI/PI flows, mentor junior engineers, and represent TIE in working groups, customer design reviews, and industry forums.Other related functions as assigned.

Similar jobs, posted recently

Open roles like this one, listed in the last 30 days.

You've read the whole posting — now see how you match it.