Principal ASIC Design Engineer
Redwood City, CAFull-timePosted 3mo agoStill listed 2 days ago
Most applications go out cold — see where you stand first. No sign-up to start.
Watch jobs like this. New roles like this one near Redwood City, CA, by email.
Don't just apply. Show up ready.
Olive works from this exact posting.
At a glance
Olive lists jobs from US employers, including remote roles you can work from the United States.
Job overview
Cognichip Inc. is hiring a Principal ASIC Design Engineer. Cognichip is seeking a Principal ASIC Design Engineer to re-imagine chip design flows with an AI-first mindset. This senior IC role focuses on incorporating enterprise and know-how into intelligent systems for AI-native production-quality chip design and verification. The ideal candidate combines deep silicon expertise, microarchitecture, RTL, DV, and EDA workflows, into structured AI-driven and tool-aware processes.
Key focus areas include Translate chip-design expertise into reusable, AI-consumable knowledge bases and agent playbooks, Identify bottlenecks in advanced chip design process and devise novel models, tools, and to rethink workflows, and Define EDA tool usage strategies and wrappers for AI-native workflows.
Successful candidates bring 15+ Years Chip Design Experience and Digital IC ASIC SoC Design Expertise. Important skills include Digital IC Design, ASIC Design, SoC Design, SystemVerilog RTL, STA, and Microarchitecture Concepts. Preferred (not required): AI/ML Systems, Prompt Engineering, Context Engineering, and AI-Assisted EDA Tools.
Skills & qualifications
Skills
Qualifications
Full job description
Job Title Principal ASIC Design Engineer About Us At Cognichip, we are building the next-generation AI-enabled solutions to empower semiconductor design engineers with a 10x productivity boost through specialized generative models, agentic workflows and seamless integration with high-performance EDA engines. Role Overview We are seeking a Principal ASIC Design Engineer at the intersection of silicon design and artificial intelligence. This senior IC role focuses on re-imagining chip design flows with an AI-first mindset, and charting the path to incorporate enterprise and know-how into intelligent systems forAI-native production-quality chip design and verification. The ideal candidate combines deep silicon expertise, microarchitecture, RTL, DV, and EDA workflows, into structured AI-driven and tool-aware processes. Key Responsibilities - Translate chip-design expertise (RTL/DV best practices, micro-architectural patterns, failure modes) into reusable, AI-consumable knowledge bases and agent playbooks.- Identify bottlenecks in advanced chip design process and devise novel models, tools, and to rethink workflows to drastically change the outcome- Define EDA tool usage strategies and wrappers for AI-native workflows- Define evaluation strategies suitable for AI systems to enhance performance and grounding Required Qualifications - 15+ years of hands-on experience in Chip Design and Physical Design.- Proven expertise in Digital IC, ASIC, or SoC design; strong proficiency in SystemVerilog RTL and STA.- Solid understanding of microarchitecture concepts: pipelines, FIFOs, DMA engines, caches, and on-chip interconnects.- Deep familiarity with the full design cycle: lint, CDC/RDC, functional simulation, and STA.- Ability to articulate design tradeoffs and debug complex RTL issues.- Proficiency in Python; experience integrating tools into automated workflows. Preferred Qualifications - Demonstrated experience with AI/ML systems (of any kind), prompt and context engineering- Ability to translate complex silicon design problems into structured, executable and verifiable components in agent workflows.- Experience with AI-assisted EDA tools or ML/chip design research.- Contributions to open-source chip design, EDA tooling, or AI/ML infrastructure. What We Offer - A foundational role in how AI transforms chip design.- A collaborative environment where deep silicon expertise meets cutting-edge AI research.- Competitive compensation, equity, and benefits.- Flexible work with access to world-class compute and EDA infrastructure. We are an equal opportunity employer committed to building a diverse and inclusive team.
Similar jobs, posted recently
Open roles like this one, listed in the last 30 days.
Principal RTL Design Engineer, IO & Memory SystemsSambaNova · San Jose, CA · $180–255K/yrPosted 3w agoPosted 3w ago
Senior ASIC Design EngineerNVIDIA · Santa Clara, CA (Hybrid) · $136–219K/yrPosted 3w agoPosted 3w ago
ASIC Physical Design EngineerCisco · San Jose, CA · $168–245K/yrPosted 2 days agoPosted 2 days agoPrincipal Hardware Design EngineerPsiQuantum · Milpitas, CA · $236–277K/yrPosted 1w agoPosted 1w ago
Senior ASIC RTL Design Engineer, AI HardwareCerebras · Sunnyvale, CA (Hybrid) · $200–290K/yrPosted 2 days agoPosted 2 days ago
You've read the whole posting — now see how you match it.