SiMa.ai logo

Principal Engineer, PCIe Verification (AI2441) San Jose, California

SiMa.ai

San Jose, CAFull-time$220–296K/yrPosted 10mo agoStill listed 2w ago

Most applications go out cold — see where you stand first. No sign-up to start.

Watch jobs like this.

At a glance

Compensation
$220–296K/yr
Location
San Jose, CA
Schedule
Full-time
Work Authorization
Not specified

Olive lists jobs from US employers, including remote roles you can work from the United States.

Requirements

Credentials this posting asks for.

Bachelor's degree

Job overview

SiMa.ai is hiring a Principal Engineer, PCIe Verification (AI2441) San Jose, California. The Principal Engineer, PCIe Verification at SiMa.ai will lead functional verification of PCIe controllers and PHYs across block, subsystem, and MLSoC levels, including bring‑up and debug on emulators and silicon, while collaborating with architecture and software teams.

Key focus areas include Participate in PCIe architecture, micro‑architecture, feature discussions and reviews, Define and develop PCIe test bench components using UVM and System Verilog, and Bring up and test PCIe in block and full‑chip test environments.

Successful candidates bring BS/MS In EE Or CS, 12+ Years Functional Verification Experience, and 12+ Years Silicon Bring-Up/Debug Experience. Important skills include UVM, System Verilog, PCIe Protocols Gen4/5, Debug, Problem Solving, and Team Player. Preferred (not required): C/C++, Python, Curious, and Creative.

Skills & qualifications

RequiredNice to have

Skills

UVMSystem VerilogPCIe Protocols Gen4/5DebugProblem SolvingTeam PlayerC/C++PythonCuriousCreativeExecution OrientedResults OrientedSelf-DrivenHighly AccountableCommunication SkillsPCIe ArchitecturePCIe Feature DiscussionsPCIe Test Bench ComponentsPCIe Block TestingPCIe Full-Chip Test EnvironmentTest Plan DevelopmentTest Plan ExecutionPCIe EP/RC Functionality VerificationPCIe Performance MeasurementsCode Coverage ReviewsUCIe Interface VerificationPCIe Controller InitializationPCIe Phy InitializationPCIe Bring Up in SimulationPCIe Bring Up in EmulationPCIe Bring Up on Silicon

Qualifications

BS/MS in EE or CS12+ Years Functional Verification Experience12+ Years Silicon Bring-Up/Debug ExperiencePCIe Bring-Up and Debug on Silicon ExperienceUCIe Protocols Experience

Full job description

Description

Job Title: Principal Engineer, PCIe Verification Job Location: San Jose, CA ( This position requires a full-time, on-site presence in our San Jose, CA office ) Job ID: AI2441 Description: The Design Verification (DV) engineer at SiMa is involved in the functional verification of PCIe controller and PCIe-phy at block, sub-system and MLSoC level. Will also be involved in PCIe bring-up and debug on emulator. Generate required PCIe controller and phy initialization (register programming code sequence) for PCIe bring up in Simulation, emulation and on silicon. Work on UCIe interface verification on next generation projects. Job Description: As the PCIe Design Verification Engineer, you will

  • Participate in PCIe architecture, micro-architecture, feature discussions and reviews.
  • Define and develop PCIe test bench components using UVM & System Verilog.
  • Bring up and testing of PCIe in block and full-chip test environment.
  • Develop and execute a test plan.
  • Verification execution of PCIe EP/RC functionality and performance measurements.
  • Lead Code coverage reviews and closure. System Verilog Assertion functional coverage development and closure.
  • Manage debug of test and regression failures, as well emulation failures.
  • Work closely with the Architecture, MLSoC Hardware and MLA Software teams.
  • Work with emulation and MLSoC Software team to bring up and debug PCIe.
  • Work in the lab on PCie interface silicon debug with software and systems team as and when needed. Required Background:
  • BS/MS in EE (Electrical Engineering) or CS (Computer Science) with 12+ years of experience in functional verification and silicon bring-up/debug.
  • Very good current working experience of UVM and System Verilog based verification methodology is a must.
  • Working experience on PCIe protocols Gen4/5.
  • Working experience on PCIe bring-up and debug on Silicon is a plus.
  • Past working experience on UCIe protocols is a plus.
  • Proficiency in C/C++/Python programming is a plus.
  • Good debug and problem solving skill. Personal attributes: Can-do attitude. Strong team player. Curious, creative and good at solving problems. Execution and results-oriented. Self-driven, Thinks Big and is highly accountable. Good communication skills. The annual salary for this position ranges from $220,000 - $296,400. The actual annual salary paid for this position will be based on several factors, including but not limited to, skills, prior experiences, qualifications, expertise, work location, total target compensation, training, company needs, and current market demands. The annual salary range for this position is subject to change and may be adjusted in the future. EEO Employer: SiMa is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification.

Similar jobs, posted recently

Open roles like this one, listed in the last 30 days.

You've read the whole posting — now see how you match it.