Most applications go out cold — see where you stand first. No sign-up to start.
Don't just apply. Show up ready.
Olive works from this exact posting — no sign-up to start.
At a glance
Requirements
Credentials this posting asks for.
Job overview
Fortell is hiring a Physical Design Engineer. Fortell seeks an experienced Physical Design Engineer to deliver high‑performance, low‑power ASICs for its AI‑enabled hearing platform, evolving methodologies and flows to scale the engineering team while meeting strict schedules and design goals.
Key focus areas include Execute synthesis, PNR, and STA for assigned ASIC partitions adhering to strict schedules and design goals, Work closely with architects, RTL designers, and DFT engineers to resolve implementation and signoff issues across blocks, and Help close EM/IR, drive LEC and physical verification signoff for partitions in coordination with methodology owners.
Successful candidates bring Bachelor's Degree In Electrical Engineering, Computer Engineering, Computer Science, Or Related Technical Field Or Equivalent Practical Experience and 7+ Years Physical Design And Implementation Experience. Important skills include Synthesis, PNR, STA, EM/IR, LEC, and Physical Verification Signoff. Preferred (not required): Tight Schedules Adherence, Low-Power Design Techniques, System-on-Chip Design, and Sub-7nm Node Technologies.
Skills & qualifications
Skills
Qualifications
Full job description
Fortell is building breakthrough AI-powered hearing technology that redefines how people experience sound and connect with the world. Powered by custom silicon and advances in hearing science, our hearing aids help people hear, and live, with greater clarity and confidence.
We're looking for an experienced Physical Design Engineer to help bring our next-generation custom ASICs from RTL to silicon. You'll play a critical role in delivering high-performance, low-power silicon that powers our AI-enabled hearing platform, while helping evolve the methodologies and flows that enable our engineering team to scale.
Job Responsibilities:
- Execute synthesis, PNR, and STA for assigned partitions of ASIC chip adhering to strict schedules and design goals.
- Work closely with architects, RTL designers, and DFT engineers to resolve implementation and signoff issues across your blocks.
- Help close EM/IR, drive LEC and physical verification signoff for your partitions in coordination with methodology owners.
- Partner with the design team to proactively identify and address potential physical design challenges, enabling efficient iteration and convergence.
- Contribute to the refinement of other implementation and physical design methodologies, encompassing synthesis, place and route (PnR), electromigration and IR (EMIR), power delivery network (PDN), and logical equivalence checking (LEC).
- Troubleshoot flow issues and collaborate with EDA vendors to resolve them as needed.
Minimum Qualifications:
- Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related technical field, or equivalent practical experience.
- 7+ years of hands-on experience in physical design and implementation, encompassing synthesis, PnR, timing convergence and physical verification.
- Proficiency in utilizing Electronic Design Automation (EDA) tools such as Innovus, Tempus, and Quantus, as well as a deep understanding of physical design flows and methodologies.
Preferred Qualifications:
- 7+ years of experience in physical design roles and related activities.
- Proven ability to adhere to tight schedules and implement low-power design techniques.
- Experience in System-on-Chip (SoC) design and implementation.
- Expertise in sub-7nm node technologies.
- Familiarity with industry-standard EDA tools and their capabilities.
- Strong scripting skills in TCL to develop custom flows and methodologies on standard EDA tools from Cadence/Synopsys.
Compensation Range: $150K - $250K
You've read the whole posting — now see how you match it.