Renesas logo

Wafer Fab Yield Process Engineer

Renesas

Palm Bay, FLJobSeen 2w agoSeen in employer's feed 6 days ago

Most applications go out cold — see where you stand first. No sign-up to start.

You apply on the employer's site, with no Olive account needed.

Watch jobs like this.

Don't just apply. Show up ready.

Olive works from this exact posting.

At a glance

Compensation
No compensation found
Location
Palm Bay, FL
Work Authorization
Not specified

Olive lists jobs from US employers, including remote roles you can work from the United States.

Requirements

Credentials this posting asks for.

Bachelor's degree

Job overview

The Senior Wafer Fab Yield Engineer drives systematic yield improvement across semiconductor wafer fabrication. The role analyzes manufacturing, metrology, defect, electrical-test, and process data to identify yield-loss mechanisms, determine root causes, and implement corrective actions. It partners across engineering, quality, and manufacturing teams, supports product and technology introductions, and mentors engineers. The position is 100% onsite in Palm Bay, Florida.

Skills & qualifications

RequiredNice to have

Skills

Yield ImprovementStatistical AnalysisManufacturing Data AnalysisSemiconductor Wafer FabricationRoot-Cause AnalysisJMPSPCDOEProcess CapabilityCorrelation and RegressionHypothesis TestingStructured Problem SolvingTechnical CommunicationCross-Functional LeadershipWafer-Map AnalysisSpatial-Pattern AnalysisDefect InspectionPhysical Failure AnalysisAutomated Yield-Analysis ToolsData MiningSemiconductor Device PhysicsElectrical Test Structures

Qualifications

Bachelor's in Electrical Engineering, Applied Physics, or Related Discipline8+ Years Engineering ExperienceMaster's in Electrical Engineering, Applied Physics, or Related DisciplineU.S. Person for ITAR Access

Benefits

Medical Insurance
Dental Insurance
Vision Insurance
Paid Time Off
401(k) Match
Tuition Assistance

Full job description

Wafer Fab Yield Process Engineer

Job Description

The Senior Wafer Fab Yield Engineer is responsible for driving systematic yield improvement across semiconductor wafer fabrication. This position analyzes manufacturing, inline metrology, defect, wafer-level electrical test, and process data to identify yield-loss mechanisms, determine root causes, and lead implementation of sustainable corrective actions.

The engineer serves as a senior technical resource connecting fab process performance to device and product yield. The role works cross-functionally with Process Engineering, Equipment Engineering, Process Integration, Product/Test Engineering, Failure Analysis, Quality, and Manufacturing to improve yield, reduce variability, and accelerate resolution of complex manufacturing problems.

Responsibilities:

  • Lead wafer-fab yield improvement initiatives, identifying and prioritizing the dominant yield-loss mechanisms and converting analysis into actionable improvement projects.

  • Analyze wafer probe maps, electrical test/bin data, inline metrology, defect inspection data, equipment/process history, and lot genealogy to isolate sources of systematic and random yield loss.

  • Perform correlation, regression, statistical analysis, wafer spatial analysis, trend analysis, and other data-mining techniques to identify relationships between process conditions and electrical yield.

  • Lead complex root-cause investigations involving process excursions, recurring yield degradation, wafer-level signatures, equipment effects, materials, and process interactions.

  • Partner with Process and Equipment Engineering to translate yield signatures into physical process hypotheses and validate corrective actions.

  • Define and execute structured experiments and DOE to validate suspected yield drivers and optimize process windows.

  • Use SPC and process-capability analysis to identify process variation and opportunities for improved manufacturing control.

  • Correlate WAT, wafer sort, inline process-monitoring, defect, and manufacturing data to identify yield improvement opportunities.

  • Work with Failure Analysis teams to develop appropriate physical-analysis plans and translate findings into manufacturing actions.

  • Develop analyses and engineering reports that clearly communicate yield trends, excursions, root causes, improvement opportunities, and project status.

  • Lead cross-functional technical reviews for significant yield excursions and improvement programs.

  • Support new-product and/or technology introduction by identifying yield risks, establishing baseline performance, and accelerating learning during manufacturing ramp.

  • Mentor less-experienced engineers in statistical analysis, structured problem solving, yield analysis, and fab troubleshooting.

  • Identify opportunities to improve fab-wide yield-analysis methods, data infrastructure, and problem-solving practices.

Qualifications

  • Bachelor's degree in Electrical Engineering, Applied Physics, or a related technical discipline.

  • Significant (8-10 years) engineering experience in semiconductor wafer fabrication, preferably involving yield, process integration, process engineering, product engineering, or device engineering.

  • Strong understanding of semiconductor wafer fabrication processes and the relationship between process variation, device characteristics, defects, and electrical yield.

  • Demonstrated ability to perform statistical analysis and solve complex manufacturing problems using large manufacturing datasets.

  • Experience with statistical/data-analysis tools such as JMP, or comparable platforms.

  • Working knowledge of SPC, DOE, process capability, correlation/regression, hypothesis testing, and structured root-cause analysis.

  • Ability to communicate complex technical conclusions clearly to engineering and manufacturing organizations.

  • Demonstrated ability to lead cross-functional technical problem-solving efforts.

Preferred Qualifications

  • Master's degree in Electrical Engineering, Applied Physics, or related discipline.

  • Experience correlating inline process/defect data → WAT/electrical data → wafer-sort/final yield.

  • Experience with wafer-map and spatial-pattern analysis.

  • Experience with semiconductor defect inspection and/or physical failure analysis.

  • Experience creating automated yield-analysis or data-mining tools.

  • Knowledge of semiconductor device physics and electrical test structures.

  • Experience supporting technology or product ramps in a high-volume wafer fabrication environment

Due to the nature of this position and the required access to areas where ITAR-controlled articles and/or technical data may be present, candidates must meet the applicable U.S. person requirements for ITAR access. This includes individuals who are:

  • A U.S. citizen or U.S. national;

  • A lawful permanent resident (Green Card holder); or

  • A protected individual as defined by 8 U.S.C. § 1324b(a)(3).

Additional Information

This role is 100% onsite in Palm Bay, FL.

  • Medical, Dental, Vision Insurance from day one.

  • 3 weeks of accrued vacation per year

  • 13 paid Holidays per year

  • Generous 401K plan that includes employer matching up to 6%

  • Tuition Reimbursement

  • Profit Sharing Bonus

Renesas is an embedded semiconductor solution provider driven by its Purpose, To Make Our Lives Easier . With a global team of over 21,000 engineers and problem solvers in more than 30 countries, we offer the opportunity to work on world‑leading technology for Automotive, Industrial, Infrastructure, and IoT, shaping a safer, healthier, greener, and smarter future.

At Renesas, TAGIE is our culture, grounded in being Transparent, Agile, Global, Innovative, and Entrepreneurial. It shapes how we work, grow and deliver on our purpose together. This collaborative spirit and mindset drive our semiconductor technology to transform industries and impact millions of lives.

We believe in rewarding our employees with a competitive benefits package alongside their salary. More information will be provided during the hiring process.

Are you ready to join our team and shape the future with us?

Renesas Electronics is an equal opportunity and affirmative action employer, committed to supporting diversity and fostering a work environment free of discrimination on the basis of sex, race, religion, national origin, gender, gender identity, gender expression, age, sexual orientation, military status, veteran status, or any other basis protected by law. For more information, please read our Diversity & Inclusion Statement (https://jobs.renesas.com/diversity-and-inclusion) .

Renesas Electronics deals with dual-use technology that is subject to U.S. export controls regulations. Under these regulations it may be necessary for Renesas to obtain U.S. government export license prior to release of technology to certain persons. The decision whether or not to file or pursue an export license application is at the sole discretion of Renesas.

VideoUrl

https://www.youtube.com/embed/k-zs4tB6nNc

  1. Department Manufacturing

  2. Location Palm Bay

  3. Remote No

Requisition ID

20034850_2026-10-15

Apply Shortlist

How this job compares

Set against the 3,279 open Process Engineer jobs on Olive Jobs, counted November 4, 2026.

Pay
  • This postingNot listed
  • Florida median$85–131K/yr27 salary ranges
  • US median$40–50/hr258 hourly ranges
Openings
Olive Jobs lists 66 open Process Engineer jobs in Florida and 3,279 across the US. 2% of them nationwide are listed as remote or flexible.
Hiring the most in Florida
Experience
This posting asks for at least 8 years of experience — more than three in four Process Engineer postings that state a minimum ask for (median 4 years, across 2,611 postings).
Education
This posting asks for a bachelor's degree; 2,117 of the 3,279 open Process Engineer jobs (65%) ask for a bachelor's degree or higher.

Counted across the open, public US postings on Olive Jobs on November 4, 2026. Pay medians are the middle values of the low ends and of the high ends of postings that list both ends of a range in the same cadence (a yearly salary or an hourly rate); a range's midpoint is halfway between its ends. Pay and experience figures resting on fewer than 20 postings are left out.

Prepare for this role

You've read the whole posting — now see how you match it.