
Silicon Validation Engineer
Santa Clara, CA · HybridFull-time$136–219K/yrPosted 2w agoStill listed 2 days ago
Most applications go out cold — see where you stand first. No sign-up to start.
Watch jobs like this. New roles like this one near Santa Clara, CA, by email.
Don't just apply. Show up ready.
Olive works from this exact posting.
At a glance
Olive lists jobs from US employers, including remote roles you can work from the United States.
Job overview
NVIDIA’s HW ArchDev Methodology team develops validation strategies, automation frameworks, and telemetry systems for next-generation GPUs and AI accelerators. The Silicon Validation Engineer works across architecture, silicon bring-up, and production, designing system-level validation, profiling workloads, and improving debug and coverage workflows. The role also drives reusable bring-up and root-cause methods for complex systems.
Skills & qualifications
Skills
Qualifications
Full job description
NVIDIA Silicon Co-design Group is seeking a versatile engineer to join the HW ArchDev Methodology team. SCG operates across the full product lifecycle—from early architecture definition through silicon bring-up to production—providing a unique end-to-end perspective on next-generation systems
You define how validation is done. Not how it's been done, how it should be done, for chips that don't exist yet. NVIDIA's HW ArchDev Methodology team sits at a rare intersection: architecture, silicon bring-up, and production, all in one group. We build the validation strategies, automation frameworks, and telemetry systems that determine whether next-generation GPUs and AI accelerators ship on time and at quality. The problems are novel. The stakes are real.
What you’ll be doing:
-
Design system-level validation strategies for complex architectures, corner cases, PVT, large-scale behavior, feature interactions
-
Build AI-assisted and data-driven validation workflows that improve coverage, debug turnaround, and efficiency
-
Profile real workloads: training, inference, HPC, video, and emerging applications
-
Deploy automation and telemetry pipelines that scale across products and teams
-
Drive silicon bring-up and root-cause debug with reusable, high-leverage methods
What we need to see:
-
BS/MS in EE/CE (or equivalent experience)
-
4+ years in silicon bring-up, ASIC validation, or system-level debug
-
Grounding in PVT, timing (STA), signal integrity, power, and high-speed IO (PCIe, chip-to-chip)
-
Understanding of firmware/driver-hardware interaction
-
Experience or curiosity around data-driven workflows, telemetry, and AI/LLM-assisted development
-
Thrive in a collaborative environment.
Ways to Stand Out from the crowd:
-
You've applied AI/ML or LLMs to validation, debug automation, or workload analysis, not just mentioned it
-
You've built infrastructure others still use: pipelines, observability systems, debug tools
-
You have artifacts: postmortems, test methods, tools, papers, or dashboards that show how you think
-
You've driven cross-functional work across architecture, firmware, validation, and manufacturing
If you've ever looked at a validation process and redesigned it from first principles, we want to talk!
#LI-Hybrid
Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 136,000 USD - 218,500 USD. You will also be eligible for equity and benefits.
Applications for this job will be accepted at least until October 17, 2026. This posting is for an existing vacancy. NVIDIA uses AI tools in its recruiting processes.
NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.
How this job compares
Set against the 2,947 open Hardware Engineer jobs on Olive Jobs, counted October 29, 2026.
- Pay
- This posting$136–219K/yr
- California median$146–214K/yr906 salary ranges
- US median$131–201K/yr2,158 salary ranges
This range's midpoint, $177K, is close to the California median midpoint ($178K) — in the middle half of Hardware Engineer salary ranges in California.
- Openings
- Olive Jobs lists 1,197 open Hardware Engineer jobs in California and 2,947 across the US. 1% of them nationwide are listed as remote or flexible.
- Experience
- This posting asks for at least 4 years of experience; Hardware Engineer postings that state a minimum ask for 5 years at the median (2,476 postings).
- Education
- 1,840 of the 2,947 open Hardware Engineer jobs (62%) ask for a bachelor's degree or higher.
Counted across the open, public US postings on Olive Jobs on October 29, 2026. Pay medians are the middle values of the low ends and of the high ends of postings that list both ends of a range in the same cadence (a yearly salary or an hourly rate); a range's midpoint is halfway between its ends. Pay and experience figures resting on fewer than 20 postings are left out.
Similar jobs, posted recently
Open roles like this one, listed in the last 30 days.
GPU Validation EngineerIntel · Santa Clara, CA (Hybrid) · $122–232K/yrSr Engineer, Silicon ValidationAyar Labs · San Jose, CAPosted todayPosted today
- Sr. Staff Validation EngineerMarvell · Santa Clara, CA · $128–191K/yrPosted 2w agoPosted 2w ago
Senior TPU Validation EngineerGoogle · Mountain View, CA · $163–236K/yrASIC Engineer, Infrastructure Silicon ValidationMeta · Sunnyvale, CA · $264–341K/yr
You've read the whole posting — now see how you match it.