
Senior ASIC Physical Design Engineer
Sunnyvale, CAJob$163–236K/yrSeen 1w agoSeen in employer's feed 5 days ago
Most applications go out cold — see where you stand first. No sign-up to start.
Watch jobs like this. New roles like this one near Sunnyvale, CA, by email.
Don't just apply. Show up ready.
Olive works from this exact posting.
At a glance
Olive lists jobs from US employers, including remote roles you can work from the United States.
Job overview
Google’s ASIC Physical Design Engineer will contribute to TPU hardware acceleration, collaborating with RTL, DFT, floorplan, and full-chip signoff teams. The role focuses on physical design and closure from RTL to GDS, solving technical problems and evaluating design options for performance, power, and area. The team develops custom silicon for AI/ML applications.
Skills & qualifications
Skills
Qualifications
Full job description
Senior ASIC Physical Design Engineer
Share Senior ASIC Physical Design Engineer
corporate_fare Google place Sunnyvale, CA, USA
Mid
Experience driving progress, solving problems, and mentoring more junior team members; deeper expertise and applied knowledge within relevant area.
Share Senior ASIC Physical Design Engineer
info_outline
XIn most instances, this position requires in-person interviews as part of the hiring process.
Minimum qualifications:
-
Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
-
7 years of experience with physical design (e.g., from RTL to GDSII, including key stages like floorplanning, place and route, and timing closure).
-
Experience in Python, Tcl, or Perl scripting.
Preferred qualifications:
-
Experience working with external partners on physical design (PD) closure.
-
Experience in static timing analysis (STA), with an understanding of how to define timing corners, margins and derates.
-
Experience with Synopsys/Cadence PnR tools.
-
Experience with backend flows (e.g., LEC, PI/SI, DRC/LVS, etc.).
-
Understanding of DFT including Scan, MBIST and LBIST.
-
Understanding of performance, power and area (PPA) trade-offs.
About the job
In this role, you’ll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You’ll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.
As an ASIC Physical Design Engineer, you will collaborate with RTL, Design for Testing (DFT), Floorplan, and full-chip Signoff teams. Additionally, you will solve technical problems with innovative micro-architecture and practical logic circuits solutions, while evaluating design options with optimized performance, power, and area in mind.
The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.
We're the driving force behind Google's groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.
Individual pay is determined by factors including job-related skills, experience, and relevant education or training.
US: $163000 - $236000 (USD) + 15% bonus target + equity + benefits
Learn more aboutbenefits at Google (https://www.google.com/about/careers/applications/benefits/) .
Responsibilities
-
Participate in the physical design of complex blocks.
-
Contribute to the design and closure of the full chip and individual blocks from RTL-to-GDS.
-
Collaborate with internal logic and internal and external teams to achieve the best power/performance analysis (PPA). This includes conducting feasibility studies for new microarchitectures as well as optimizing runs for finished RTL.
Information collected and processed as part of your Google Careers profile, and any job applications you choose to submit is subject to Google'sApplicant and Candidate Privacy Policy (./privacy-policy) .
Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See alsoGoogle's EEO Policy (https://www.google.com/about/careers/applications/eeo/) ,Know your rights: workplace discrimination is illegal (https://careers.google.com/jobs/dist/legal/EEOC\_KnowYourRights\_10\_20.pdf) ,Belonging at Google (https://about.google/belonging/) , andHow we hire (https://careers.google.com/how-we-hire/) .
If you have a need that requires accommodation, please let us know by completing ourAccommodations for Applicants form (https://goo.gl/forms/aBt6Pu71i1kzpLHe2) .
Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.
To all recruitment agencies: Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees, or any other organization location. Google is not responsible for any fees related to unsolicited resumes.
Equity is granted exclusively and discretionarily by Alphabet Inc. on the basis of an agreement concluded between you and Alphabet Inc. Alphabet Inc. is your sole contractual partner with respect to equity grants. GSU grants are not guaranteed, are discretionary, are subject to approval by the Alphabet Inc. board of directors or its delegate, the terms of the relevant Alphabet Inc. stock plan, and your grant agreement. They have no impact on statutory payments. Current or past grants do not confer an acquired right.
Google is proud to be an equal opportunity workplace and is an affirmative action employer. We are committed to equal employment opportunity regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity or Veteran status. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. See also https://careers.google.com/eeo/ and https://careers.google.com/jobs/dist/legal/OFCCP_EEO_Post.pdf If you have a need that requires accommodation, please let us know by completing our Accommodations for Applicants form: https://goo.gl/forms/aBt6Pu71i1kzpLHe2.
Similar jobs, posted recently
Open roles like this one, listed in the last 30 days.
Physical Design Lead, TPU, ASICGoogle · Sunnyvale, CA · $192–278K/yrSilicon Engineer, Physical Verification, DeepMindDeepMind · Mountain View, CA · $217–236K/yrPosted 3w agoPosted 3w ago
Senior ASIC Physical Design EngineerRecogni · Sunnyvale, CAPosted 2w agoPosted 2w ago
ASIC Physical Design Principal EngineerCisco · San Jose, CA (Hybrid) · $251–363K/yrPosted 3 days agoPosted 3 days ago
Senior ASIC Design Engineer - Memory SubsystemNVIDIA · Santa Clara, CA · $136–265K/yrPosted 1w agoPosted 1w ago
You've read the whole posting — now see how you match it.