Google logo

CPU RTL Design Engineer, Datapath and Execution Units

Google

Austin, TXJob$138–197K/yrPosted 1 day agoStill listed today

Most applications go out cold — see where you stand first. No sign-up to start.

You apply on the employer's site, with no Olive account needed.

Watch jobs like this.

Don't just apply. Show up ready.

Olive works from this exact posting.

At a glance

Compensation
$138–197K/yr
Location
Austin, TX
Work Authorization
Not specified

Olive lists jobs from US employers, including remote roles you can work from the United States.

Job overview

The CPU RTL Design Engineer will help develop Google’s custom silicon by designing datapaths and execution logic for its CPU. The role focuses on IEEE 754 floating-point datapaths, integer and floating-point SIMD, and high-performance issue, register, bypass, and retirement logic. Candidates need a bachelor’s degree or equivalent practical experience and experience with IEEE 754 datapath implementations and Floating Point and SIMD ISA.

Skills & qualifications

RequiredNice to have

Skills

CPU DesignRTMLVerification and ValidationPower ManagementHardware ArchitectureIEEE 754 Datapath ImplementationFloating PointSIMD ISAHigh-Performance Datapath DesignDatapath Power OptimizationHigh-Clock-Rate Datapath Design

Qualifications

Bachelor's in Electrical Engineering, Computer Engineering, Computer Science, or Related Field or Equivalent Practical Experience4 Years IEEE 754 Datapath ExperienceMaster's or PhD in Electrical Engineering, Computer Engineering, or Computer Science4 Years High-Performance Floating Point Datapath Design

Full job description

CPU RTL Design Engineer, Datapath and Execution Units Share CPU RTL Design Engineer, Datapath and Execution Units

  • linkCopy link
  • emailEmail a friend

corporate_fareGoogleplaceAustin, TX, USA Mid Experience driving progress, solving problems, and mentoring more junior team members; deeper expertise and applied knowledge within relevant area.

Apply

Share CPU RTL Design Engineer, Datapath and Execution Units

  • linkCopy link
  • emailEmail a friend

info_outline XIn most instances, this position requires in-person interviews as part of the hiring process.

Minimum qualifications:

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.
  • 4 years of experience with IEEE 754 datapath implementations including design, verification and physical implementation issues.
  • Experience with Floating Point (FP) and SIMD ISA.

Preferred qualifications:

  • Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
  • 4 years of experience in high-performance floating point datapath design.
  • Understanding of design techniques to minimize data path power usage.
  • Understanding of data path design techniques to achieve high clock rates.

About the job Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.Individual pay is determined by factors including job-related skills, experience, and relevant education or training.

US: $138000 - $197000 (USD) + 15% bonus target + equity + benefits

Learn more about benefits at Google. Responsibilities

  • Create the first Google Central Processing Unit (CPU) for processor design team.
  • Define floating point data paths implementing the IEEE 754 standard while achieving performance, clock and low power goals.
  • Implement integer single instruction, multiple data (SIMD) and floating point SIMD data paths focusing on power/performance.
  • Work with architecture teams and other micro architects to define high performance floating point issue, register, bypass and retirement logic to support a complex FP-SIMD instruction set architecture (ISA).

Information collected and processed as part of your Google Careers profile, and any job applications you choose to submit is subject to Google's Applicant and Candidate Privacy Policy. Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire. If you have a need that requires accommodation, please let us know by completing our Accommodations for Applicants form. Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting. To all recruitment agencies: Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees, or any other organization location. Google is not responsible for any fees related to unsolicited resumes. Equity is granted exclusively and discretionarily by Alphabet Inc. on the basis of an agreement concluded between you and Alphabet Inc. Alphabet Inc. is your sole contractual partner with respect to equity grants. GSU grants are not guaranteed, are discretionary, are subject to approval by the Alphabet Inc. board of directors or its delegate, the terms of the relevant Alphabet Inc. stock plan, and your grant agreement. They have no impact on statutory payments. Current or past grants do not confer an acquired right.

How this job compares

Set against the 3,060 open Hardware Engineer jobs on Olive Jobs, counted November 6, 2026.

Pay
  • This posting$138–197K/yr
  • Texas median$131–204K/yr171 salary ranges
  • US median$132–204K/yr2,272 salary ranges

This range's midpoint, $168K, is close to the Texas median midpoint ($168K) — in the middle half of Hardware Engineer salary ranges in Texas.

Openings
Olive Jobs lists 332 open Hardware Engineer jobs in Texas and 3,060 across the US. 1% of them nationwide are listed as remote or flexible.
Hiring the most in Texas
Experience
This posting asks for at least 4 years of experience; Hardware Engineer postings that state a minimum ask for 5 years at the median (2,588 postings).
Education
1,740 of the 3,060 open Hardware Engineer jobs (57%) ask for a bachelor's degree or higher.

Counted across the open, public US postings on Olive Jobs on November 6, 2026. Pay medians are the middle values of the low ends and of the high ends of postings that list both ends of a range in the same cadence (a yearly salary or an hourly rate); a range's midpoint is halfway between its ends. Pay and experience figures resting on fewer than 20 postings are left out.

Prepare for this role

You've read the whole posting — now see how you match it.