
Senior Principal Design Verification Engineer
Chandler, AZJobSeen 5 days agoSeen in employer's feed 5 days ago
Most applications go out cold — see where you stand first. No sign-up to start.
Watch jobs like this. New roles like this one near Chandler, AZ, by email.
Don't just apply. Show up ready.
Olive works from this exact posting.
At a glance
Olive lists jobs from US employers, including remote roles you can work from the United States.
Requirements
Credentials this posting asks for.
Job overview
Renesas seeks a Principal Verification Engineer to lead verification for its automotive PMIC product line. The role combines mixed-signal verification expertise with leadership, mentoring, and verification strategy across product platforms. The engineer will work with analog, digital, and mixed-signal techniques and debug automotive power management systems.
Skills & qualifications
Skills
Qualifications
Full job description
Senior Principal Design Verification Engineer
Job Description
Position Overview
Renesas is seeking an experienced Principal Verification Engineer to lead the verification efforts for our Automotive PMIC (Power Management Integrated Circuit) product line. This role combines deep expertise in mixed-signal verification methodology with strong leadership capabilities to mentor junior engineers and drive verification strategy across multiple product platforms. The ideal candidate will have comprehensive knowledge of analog, digital, and mixed-signal verification techniques, combined with hands-on experience debugging complex automotive power management systems.
Key Responsibilities
-
Design and architect mixed-signal verification environments, including Real Number Model (RNM) and AMS (Analog Mixed Signal) model integration for PMIC designs
-
Develop and implement comprehensive verification plans and strategies for automotive PMIC products, ensuring compliance with automotive safety standards (ISO 26262, AEC-Q200)
-
Set up and optimize Gate-Level Simulation (GLS) flows, correlating with RTL simulation results to identify and resolve discrepancies
-
Lead debugging activities for complex analog blocks including switched-mode regulators, Linear Dropout (LDO) regulators, and mixed-signal interfaces
-
Conduct in-depth RTL and Gate-Level simulations, analyzing timing, power, and functional correctness across process, voltage, and temperature (PVT) corners
-
Collaborate closely with cross-functional teams: Design, Application Engineering, ATE (Automatic Test Equipment), and Silicon Validation to ensure seamless verification handoffs
-
Mentor and lead junior verification engineers, defining best practices and establishing verification methodologies
-
Troubleshoot and debug complex design issues involving interactions between analog and digital domains using simulation and measurement techniques
-
Drive continuous improvement of verification tools, methodologies, and infrastructure, evaluating emerging verification technologies and AI-based solutions
-
Create and maintain comprehensive verification documentation, test plans, and coverage
Qualifications
-
MS or PhD in Electrical Engineering, Computer Engineering, or related
-
12+ years of experience in mixed-signal or analog circuit verification
-
Deep understanding of all aspects of mixed-signal verification environment architecture and implementation
-
Hands-on experience with Real Number Model (RNM) and AMS (Analog Mixed Signal) model integration
-
Proficiency in RTL and behavioral simulation tools (e.g., Spectre, Xcelium)
-
Strong understanding of Gate-Level Simulation (GLS) flows and ability to set up and debug GLS simulations
-
Proven expertise debugging both analog blocks (switched-mode regulators, LDO, bandgap, reference circuits) and digital RTL
-
Experience with automotive PMIC or power management IC design and verification
-
Proficiency in Verilog, SystemVerilog, and/or SPICE-based languages
-
Solid understanding of verification methodologies: UVM, assertions, coverage-driven verification
-
Experience interfacing with multiple verification domains: functional, post-silicon, ATE test correlation
-
Excellent problem-solving and debugging skills with strong analytical mindset
-
Leadership and mentoring experienc
Additional Information
Renesas is an embedded semiconductor solution provider driven by its Purpose, To Make Our Lives Easier . With a global team of over 21,000 engineers and problem solvers in more than 30 countries, we offer the opportunity to work on world‑leading technology for Automotive, Industrial, Infrastructure, and IoT, shaping a safer, healthier, greener, and smarter future.
At Renesas, TAGIE is our culture, grounded in being Transparent, Agile, Global, Innovative, and Entrepreneurial. It shapes how we work, grow and deliver on our purpose together. This collaborative spirit and mindset drive our semiconductor technology to transform industries and impact millions of lives.
We believe in rewarding our employees with a competitive benefits package alongside their salary. More information will be provided during the hiring process.
Are you ready to join our team and shape the future with us?
Renesas Electronics is an equal opportunity and affirmative action employer, committed to supporting diversity and fostering a work environment free of discrimination on the basis of sex, race, religion, national origin, gender, gender identity, gender expression, age, sexual orientation, military status, veteran status, or any other basis protected by law. For more information, please read our Diversity & Inclusion Statement (https://jobs.renesas.com/diversity-and-inclusion) .
Renesas Electronics deals with dual-use technology that is subject to U.S. export controls regulations. Under these regulations it may be necessary for Renesas to obtain U.S. government export license prior to release of technology to certain persons. The decision whether or not to file or pursue an export license application is at the sole discretion of Renesas.
VideoUrl
https://www.youtube.com/watch?v=k-zs4tB6nNc
-
Department Engineering
-
Location Chandler
-
Remote No
Requisition ID
20032030_2026-08-19
Apply Shortlist
How this job compares
Set against the 347 open Verification Engineer jobs on Olive Jobs, counted October 27, 2026.
- Pay
- This postingNot listed
- US median$136–219K/yr219 salary ranges
- Openings
- Olive Jobs lists 347 open Verification Engineer jobs across the US. 1% of them nationwide are listed as remote or flexible.
- Experience
- This posting asks for at least 12 years of experience — more than three in four Verification Engineer postings that state a minimum ask for (median 5 years, across 296 postings).
- Education
- This posting asks for a master's degree; 22 of the 347 open Verification Engineer jobs (6%) ask for a master's degree or higher.
Counted across the open, public US postings on Olive Jobs on October 27, 2026. Pay medians are the middle values of the low ends and of the high ends of postings that list both ends of a range in the same cadence (a yearly salary or an hourly rate); a range's midpoint is halfway between its ends. Pay and experience figures resting on fewer than 20 postings are left out.
Similar jobs, posted recently
Open roles like this one, listed in the last 30 days.
Senior Staff Analog EngineerRenesas · Chandler, AZ
Pre-Silicon Verification EngineerIntel · Phoenix, AZ (Hybrid) · $122–173K/yr
Silicon Engineering ManagerAccenture · Scottsdale, AZ
PMIC Design Engineer, StaffQualcomm Incorporated · Tempe, AZ
Senior Engineering ManagerMedtronic · Tempe, AZ (Hybrid) · $171–257K/yr
You've read the whole posting — now see how you match it.