Skip to main content
Microsoft Corporation logo

Principal Design Engineer

Microsoft Corporation

Multiple U.S. locationsJob$143–275K/yrSeen 2 days agoSeen in employer's feed 2 days ago

Most applications go out cold — see where you stand first. No sign-up to start.

You apply on the employer's site, with no Olive account needed.

Watch jobs like this.

Don't just apply. Show up ready.

Olive works from this exact posting.

At a glance

Compensation
$143–275K/yr
Location
Multiple U.S. locations
Work Authorization
Not specified

Olive lists jobs from US employers, including remote roles you can work from the United States.

Requirements

Credentials this posting asks for.

Microsoft Cloud Background Check, required

Job overview

Microsoft’s AISoC team develops operational measures and hardware manufacturing processes for cloud infrastructure. The Principal Design Engineer will contribute to AI digital logic design, owning logic design and RTL implementation for high-performance digital IP. The role also supports design quality, timing closure, verification, and engineering tradeoffs, while providing technical leadership through mentorship and collaboration.

Skills & qualifications

RequiredNice to have

Skills

Silicon Design, nice to haveCustom IP Design, nice to haveSoC Design, nice to haveDigital Logic Design, nice to haveMicroarchitecture, nice to haveRTL Implementation, nice to haveLint, nice to haveClock Domain Crossing, nice to haveReset Domain Crossing, nice to haveTiming Closure, nice to haveDesign Verification, nice to havePhysical Design, nice to haveDesign for Test, nice to haveMentorship, nice to haveLogic Design, nice to haveFloating Point Arithmetic, nice to haveDatapath Design, nice to haveDMA Design, nice to haveSubsystem Integration, nice to haveCustom Logic Design, nice to haveASIC Tape-Out, nice to havePython, nice to havePerl, nice to haveDesign Debugging, nice to haveSimulation, nice to haveVerification Principles, nice to haveTestbenches, nice to haveUVM, nice to haveCoverage, nice to haveAI SoCs, nice to haveMachine Learning SoCs, nice to haveAssertions, nice to haveFormal Verification, nice to have

Qualifications

Doctorate in EE, CE, CS or Related + 3 Years, requiredMaster's in EE, CE, CS or Related + 6 Years, requiredBachelor's in EE, CE, CS or Related + 8 Years, requiredEquivalent Experience, required15+ Years Logic Design Experience, nice to have10+ Years Listed Design Experience, nice to have5+ Years Leading Logic Design Teams, nice to haveMicrosoft Cloud Background Check, requiredExport-Control Eligibility Verification, required

Full job description

Overview

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud Infrastructure and responsible for powering Microsoft’s “Intelligent Cloud” mission. SCHIE delivers the core infrastructure and foundational technologies for Microsoft's over 200 online businesses including Bing, MSN, Office 365, Xbox Live, Teams, OneDrive, and the Microsoft Azure platform globally with our server and data center infrastructure, security and compliance, operations, globalization, and manageability solutions. Our focus is on smart growth, high efficiency, and delivering a trusted experience to customers and partners worldwide and we are looking for passionate engineers to help achieve that mission.

As Microsoft's cloud business continues to grow the ability to deploy new offerings and hardware infrastructure on time, in high volume with high quality and lowest cost is of paramount importance. To achieve this goal, the Artificial Intelligence System on Chip (AISoC) team is instrumental in defining and delivering operational measures of success for hardware manufacturing, improving the planning process, quality, delivery, scale and sustainability related to Microsoft cloud hardware.

We are looking for a Principal Design Engineer to join the team.

Responsibilities

  • Deliver premium-quality silicon designs that push the boundaries of what is possible.

  • Develop cutting-edge custom Intellectual Property (IP) and System-on-Chip (SoC) designs.

  • Build solutions capable of complex, high-performance functions with exceptional efficiency.

  • Bring passion, drive, and intellectual curiosity to solving challenging Computer and Electrical Engineering problems.

  • Serve as an integral member of the digital logic design team developing AI components, with a focus on microarchitecture-based functions and features.

  • Own logic design and Register Transfer Level (RTL) implementation for high-performance digital IP.

  • Drive design quality across Lint, Clock Domain Crossing (CDC), Reset Domain Crossing (RDC), power, and related design requirements.

  • Support timing closure and optimization of high-performance digital IP.

  • Collaborate with verification teams to ensure implementations meet architectural and microarchitectural intent.

  • Partner with Physical Design (PD), Design for Test (DFT), and other engineering teams to evaluate and optimize design tradeoffs.

  • Provide technical leadership through mentorship, collaboration, and teamwork.

Qualifications

Required/minimum qualifications

  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience OR equivalent experience.

Other Requirements:

  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include, but are not limited to, the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud background check upon hire/transfer and every two years thereafter.

  • This role will require access to information that is controlled for export under export control regulations, potentially under the U.S. International Traffic in Arms Regulations or Export Administration Regulations, the EU Dual Use Regulation, and/or other export control regulations.  As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status (e.g., under 8 U.S.C. 1324b(a)(3)) for assessment of eligibility to access the export-controlled information. To meet this legal requirement, and as a condition of employment, the successful candidate’s citizenship will be verified with a valid passport. Lawful permanent residents, refugees, and asylees may verify status using other documents, where applicable.

Additional or Preferred Qualifications

  • 15+ years of experience in logic design delivering complex solutions

  • 10+ years of experience in one or more of the following – floating point arithmetic and datapath design, DMA design, subsystem designs/integration, or custom logic design

  • 5+ years of experience leading logic design teams

  • Multiple successful ASIC tape outs in deep sub-micron technologies

  • Experience with scripting languages such as Python or Perl

  • Experience debugging designs as well as simulation environment

  • Knowledge of verification principles, testbenches, UVM, and coverage

  • Experience working on Artificial Intelligence (AI) / Machine Learning (ML) SoCs

  • Working knowledge of writing assertions, coverage and formal verification

#SCHIE

Silicon Engineering IC5 - The typical base pay range for this role across the U.S. is USD $142,800 - $274,800 per year. There is a different range applicable to specific work locations, within the San Francisco Bay area and New York City metropolitan area, and the base pay range for this role in those locations is USD $188,000 - $304,200 per year.

Certain roles may be eligible for benefits and other compensation. Find additional benefits and pay information here:

https://careers.microsoft.com/us/en/us-corporate-pay

This position will be open for a minimum of 5 days, with applications accepted on an ongoing basis until the position is filled.

Microsoft is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to age, ancestry, citizenship, color, family or medical care leave, gender identity or expression, genetic information, immigration status, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected veteran or military status, race, ethnicity, religion, sex (including pregnancy), sexual orientation, or any other characteristic protected by applicable local laws, regulations and ordinances. If you need assistance with religious accommodations and/or a reasonable accommodation due to a disability during the application process, read more about requesting accommodations. (https://careers.microsoft.com/v2/global/en/accessibility.html)

How this job compares

Set against the 2,578 open Design Engineer jobs on Olive Jobs, counted November 10, 2026.

Pay
  • This posting$143–275K/yr
  • North Carolina median$103–149K/yr34 salary ranges
  • US median$110–160K/yr1,650 salary ranges

This range's midpoint, $209K, is 73% above the North Carolina median midpoint ($121K) — in the top quarter of Design Engineer salary ranges in North Carolina.

Openings
Olive Jobs lists 54 open Design Engineer jobs in North Carolina and 2,578 across the US. 4% of them nationwide are listed as remote or flexible.
Hiring the most in North Carolina
Experience
This posting asks for at least 3 years of experience; Design Engineer postings that state a minimum ask for 5 years at the median (2,116 postings).
Education
1,753 of the 2,578 open Design Engineer jobs (68%) ask for a bachelor's degree or higher.

Counted across the open, public US postings on Olive Jobs on November 10, 2026. Pay medians are the middle values of the low ends and of the high ends of postings that list both ends of a range in the same cadence (a yearly salary or an hourly rate); a range's midpoint is halfway between its ends. Pay and experience figures resting on fewer than 20 postings are left out.

Prepare for this role

You've read the whole posting — now see how you match it.