
Electrical Design Engineer (Compute Test, Arden Hills, MN)
Arden Hills, MNJob$114–183K/yrSeen 1 day agoSeen in employer's feed 1 day ago
Most applications go out cold — see where you stand first. No sign-up to start.
You apply on the employer's site, with no Olive account needed.
Watch jobs like this. New roles like this one near Arden Hills, MN, by email.
Don't just apply. Show up ready.
Olive works from this exact posting.
At a glance
Olive lists jobs from US employers, including remote roles you can work from the United States.
Job overview
Teradyne’s Semiconductor Test Division seeks a Hardware Engineer – Signal Integrity for its Digital Instrument hardware team in Arden Hills, Minnesota. The engineer will own signal and power integrity for printed circuit board assemblies, from pre-layout modeling and simulation through lab correlation and production release, and design selected functional circuit blocks. The role collaborates across engineering teams to translate instrument requirements into design guidelines and constraints and address risks on new and existing designs.
Skills & qualifications
Skills
Qualifications
Benefits
Full job description
Our Purpose
TERADYNE, where experience meets innovation and driving excellence in every connection. We are fueled by creativity and diversity of thought and in our workforce. Our employees are supported to innovate and learn something new every day.
We cultivate a culture of inclusion for all employees that respects their unique strengths, views, and experiences. We believe that our differences enable us to be a better team – one that makes better choices, drives innovation and delivers better business results.
Opportunity Overview
Teradyne's Semiconductor Test Division is seeking a Hardware Engineer – Signal Integrity to join the Digital Instrument hardware team in Arden Hills, Minnesota. Our digital instruments test the world's most advanced semiconductor devices, with signals spanning an unusually wide spectrum: from kHz-rate control buses to tens-of-GHz serial links.
In this role, you will own signal integrity (SI) and power integrity (PI) for printed circuit board assemblies (PCBAs) in our digital instruments, from pre-layout modeling and simulation through lab correlation and production release, and design selected functional circuit blocks. You will work closely with Hardware, Firmware, Software, Mechanical, and Test engineers to turn instrument requirements into design guidelines and constraints, catch SI/PI risks before they become board re-spins, and solve problems on new and existing designs.
Conduct signal integrity and power integrity (SI/PI) simulation and evaluation
-
Own pre- and post-layout SI simulation for interfaces including I2C/SPI/JTAG, DDR, Ethernet, PCIe Gen 1–7 (up to 128 GT/s), and proprietary links, covering NRZ and PAM4 channel loss budgets, crosstalk, jitter/eye, impedance, and connector, via, and BGA breakout optimization
-
Execute power integrity evaluation, including power distribution network (PDN) impedance, IR drop, and decoupling selection
-
Model and correlate the full tester-to-DUT signal path (instrument, interconnect, DIB/loadboard, socket) against VNA, TDR, and BERT/sampling-scope measurements
All About You
We seek individuals who share our passion and dedication. Our commitment to customer success drives us to go the extra mile. If you’re ready to join us in this mission, take a closer look at the minimum criteria for the position.
Education and Experience
-
Bachelor of Science (BS) in Electrical Engineering or related field with minimum 5 years of relevant design, simulation, and model creation experience in a product development environment
-
OR Master of Science (MS) in Electrical Engineering or related field with minimum 3 years of relevant design, simulation, and model creation experience in a product development environment
-
Relevant experience should include SI/PI simulation and model creation, PCB stack-up and layout review, schematic capture and review, and electronic lab correlation measurement
Knowledge / Technical Requirements
-
Strong working knowledge of signal integrity and power integrity for low-speed through multi-gigabit interfaces
-
Strong proficiency with SI/PI and circuit simulation tools and scripting (e.g. Cadence Sigrity/Clarity 3D, Ansys SIwave/HFSS, SPICE, Python)
-
Hands-on experience with high-speed channel analysis, including S-parameters, IBIS models, and jitter/eye analysis
-
Experience with schematic and layout CAD packages (e.g. Cadence Allegro/OrCAD, Altium, Siemens Xpedition)
-
Working knowledge of board-level circuit design (e.g. clocking, termination, power sequencing) and schematic review
Skills and Abilities
-
Proven proficiency with high-speed lab measurement equipment (e.g. VNA, TDR/TDT, sampling oscilloscopes, BERT)
-
Excellent verbal, written, and presentation communication skills, including with geographically dispersed teams
-
Proven ability to work on your own and collaborate effectively in team environments
Preferred Qualifications
-
2D/3D model extraction and Gerber/ODB++ artwork review
-
PAM4 channel analysis and S-parameter de-embedding
-
Board-level digital and mixed-signal circuit design, including FPGA-based designs, clocking, and ADC/DAC
-
Familiarity with relevant industry standards (e.g. IPC, JEDEC)
-
ATE, DIB/loadboard, or probe-card SI experience
We are only considering candidates local to position location and are unable to provide relocation for this position.
This position is not eligible for visa sponsorship.
Compensation:
The base salary range for this role is $114,000 – 182,500. This range is a good faith estimate, and the amount of base salary will correspond with experience and skill set. This range can also fluctuate depending on demand and location.
Benefits:
Teradyne offers a variety of robust health and well-being benefit programs, including medical, dental, vision, Flexible Spending Accounts, retirement savings plans, life and disability insurance, paid vacation & holidays, tuition assistance programs, and more. Please click here (https://www.teradyne.com/2027-benefit-information-for-us-employees/) to see details.
#LI-EC1
Current openings may involve access to export controlled technology and may be subject to export licensing requirements prior to employment. ATTENTION APPLICANTS WITH DISABILITIES: If you’re unable to access our on-line application due to a disability you may visit one of our locations or our Corporate Office at 600 Riverpark Drive, North Reading, MA and request a paper application form. In addition, you may also contact the HR Service Center at 978-370-3041 or contact them at [email protected] for additional assistance. LitePoint, a Teradyne Company is an equal opportunity employer and all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, age, disability status, protected veteran status, or any other characteristic protected by law. We are a VEVRAA Federal Contractor.
How this job compares
Set against the 3,143 open Hardware Engineer jobs on Olive Jobs, counted November 8, 2026.
- Pay
- This posting$114–183K/yr
- Minnesota median$115–180K/yr20 salary ranges
- US median$133–206K/yr2,347 salary ranges
This range's midpoint, $148K, is 9% below the Minnesota median midpoint ($162K) — in the middle half of Hardware Engineer salary ranges in Minnesota.
- Openings
- Olive Jobs lists 23 open Hardware Engineer jobs in Minnesota and 3,143 across the US. 1% of them nationwide are listed as remote or flexible.
- Hiring the most in Minnesota
- Oracle3 open
- Actalent2 open
- Akamai Technologies, Inc.2 open
- Experience
- This posting asks for at least 3 years of experience; Hardware Engineer postings that state a minimum ask for 5 years at the median (2,621 postings).
- Education
- 1,727 of the 3,143 open Hardware Engineer jobs (55%) ask for a bachelor's degree or higher.
Counted across the open, public US postings on Olive Jobs on November 8, 2026. Pay medians are the middle values of the low ends and of the high ends of postings that list both ends of a range in the same cadence (a yearly salary or an hourly rate); a range's midpoint is halfway between its ends. Pay and experience figures resting on fewer than 20 postings are left out.
Prepare for this role
You've read the whole posting — now see how you match it.




