
Senior Digital Engineer
Chandler, AZJobSeen 4 days agoSeen in employer's feed 4 days ago
Most applications go out cold — see where you stand first. No sign-up to start.
Watch jobs like this. New roles like this one near Chandler, AZ, by email.
Don't just apply. Show up ready.
Olive works from this exact posting.
At a glance
Olive lists jobs from US employers, including remote roles you can work from the United States.
Job overview
Renesas seeks a Senior Digital Design Engineer to design power- and area-optimized digital circuits for mixed-signal data conversion and power management products. The role spans the silicon lifecycle, from architecture and RTL design through verification, production support, and silicon evaluation. The engineer collaborates with analog, verification, and physical-design teams, and may document errata and develop workarounds or engineering changes.
Skills & qualifications
Skills
Qualifications
Full job description
Senior Digital Engineer
Job Description
Renesas Electronics is seeking a skilled and motivated Senior Digital Design Engineer to join our growing hardware development team in Chandler, AZ. In this role, you will be responsible for designing power and area-optimized digital circuits for complex mixed-signal applications.
-
Interpret high level requirements to architect, design & integrate low-power digital circuits for mixed-signal data conversion and power management products in advanced process nodes.
-
Support full product lifecycle from concept to mass-production; communicating closely with wider organization through the various stages of silicon development.
-
Work closely with Analog and Verification engineers to deliver high-quality silicon solutions.
-
Ensuring digital development process is state-of-art and achieves budget, schedule, and project deliverable goals.
-
Designing digital RTL that meets timing, area, power and any adhering standards specifications.
-
Integrating design at the top level and running block & top-level simulations.
-
Participate in all aspects of Mixed-signal design flow - Micro-architecture, Design partitioning, RTL Verilog / SystemVerilog Design, Generating Timing Constraints, Synthesis, Interaction with P&R Team, Timing Analysis, LINT, CDC, RDC, UPF.
-
Working closely with P&R team to generate a layout that meets timing, area, and power requirements.
-
Support DFT strategy and implementation, and review test case development.
-
Assisting with top level test-bench debug, and running RTL & gate level simulations
-
Working with analog and digital verification engineers to come up with complex test scenarios for pre-silicon verification.
-
Supporting analog team to develop AMS, SystemVerilog or Verilog-real behavioral models.
-
Developing detailed block & chip level design documents and collateral.
-
Holding and participating in key design reviews and completion of various checklists.
-
Perform silicon evaluation as required.
-
Document device errata, develop work-around solutions, implement engineering changes when necessary.
Qualifications
-
5 years of digital design experience in one of the following areas: wireless handheld, data conversion, and power management.
-
Degree-level qualification in Electrical Engineering, Electronics, Computer Engineering, Computer Science, or a related discipline.
-
Fluent in Verilog / SystemVerilog RTL for digital CMOS circuit design.
-
Strong understanding of ASIC design methodology.
-
Strong understanding of Lint, CDC & RDC tools.
-
Strong understanding of block-level & chip-level verification techniques.
-
Strong & proven ability to debug both RTL & gate-level simulations.
-
Mandatory competence in written and verbal English.
-
Willingness to travel domestically or internationally on short notice.
-
Ability to work independently and collaboratively.
-
Preferred: experience with mixed-signal design methodologies.
-
Preferred: experience developing design constraints and hand-off to P&R.
-
Preferred: experience with STA and timing closure.
-
Preferred: experience with low-power design techniques, including clock and power gating (UPF).
-
Preferred: experience with power analysis and optimization.
-
Preferred: experience with advanced verification methodologies (UVM).
-
Preferred: experience with industry-standard protocols such as AMBA or I2C.
Additional Information
Renesas is an embedded semiconductor solution provider driven by its Purpose, To Make Our Lives Easier . With a global team of over 21,000 engineers and problem solvers in more than 30 countries, we offer the opportunity to work on world‑leading technology for Automotive, Industrial, Infrastructure, and IoT, shaping a safer, healthier, greener, and smarter future.
At Renesas, TAGIE is our culture, grounded in being Transparent, Agile, Global, Innovative, and Entrepreneurial. It shapes how we work, grow and deliver on our purpose together. This collaborative spirit and mindset drive our semiconductor technology to transform industries and impact millions of lives.
We believe in rewarding our employees with a competitive benefits package alongside their salary. More information will be provided during the hiring process.
Are you ready to join our team and shape the future with us?
Renesas Electronics is an equal opportunity and affirmative action employer, committed to supporting diversity and fostering a work environment free of discrimination on the basis of sex, race, religion, national origin, gender, gender identity, gender expression, age, sexual orientation, military status, veteran status, or any other basis protected by law. For more information, please read our Diversity & Inclusion Statement (https://jobs.renesas.com/diversity-and-inclusion) .
Renesas Electronics deals with dual-use technology that is subject to U.S. export controls regulations. Under these regulations it may be necessary for Renesas to obtain U.S. government export license prior to release of technology to certain persons. The decision whether or not to file or pursue an export license application is at the sole discretion of Renesas.
VideoUrl
https://www.youtube.com/embed/k-zs4tB6nNc
-
Department Engineering
-
Location Chandler
-
Remote No
Requisition ID
20034240_2026-10-20
Apply Shortlist
How this job compares
Set against the 2,939 open Hardware Engineer jobs on Olive Jobs, counted October 27, 2026.
- Pay
- This postingNot listed
- Arizona median$87–165K/yr33 salary ranges
- US median$60–68/hr71 hourly ranges
- Openings
- Olive Jobs lists 53 open Hardware Engineer jobs in Arizona and 2,939 across the US. Under 1% of them nationwide are listed as remote or flexible.
- Hiring the most in Arizona
- RTX Corporation23 open
- Honeywell Aerospace8 open
- Oracle3 open
- Experience
- This posting asks for at least 5 years of experience; Hardware Engineer postings that state a minimum ask for 5 years at the median (2,473 postings).
- Education
- 1,858 of the 2,939 open Hardware Engineer jobs (63%) ask for a bachelor's degree or higher.
Counted across the open, public US postings on Olive Jobs on October 27, 2026. Pay medians are the middle values of the low ends and of the high ends of postings that list both ends of a range in the same cadence (a yearly salary or an hourly rate); a range's midpoint is halfway between its ends. Pay and experience figures resting on fewer than 20 postings are left out.
Similar jobs, posted recently
Open roles like this one, listed in the last 30 days.
Staff FPGA Digital Engineer - 5Northrop Grumman · Chandler, AZ · $108–162K/yr
Senior CPU RTL Design EngineerIntel · US, AZ (Hybrid) · $142–269K/yrPosted 5 days agoPosted 5 days ago
Silicon Engineering ManagerAccenture · Scottsdale, AZ
Senior Engineering ManagerMedtronic · Tempe, AZ (Hybrid) · $171–257K/yr
Senior Principal Design Verification EngineerRenesas · Chandler, AZ
You've read the whole posting — now see how you match it.