SiMa.ai logo

Sr. Principal DFT Engineer (AI2533) San Jose, California

SiMa.ai

San Jose, CAFull-time$231–358K/yrPosted 1 day agoVerified open today

Most applications go out cold — see where you stand first. No sign-up to start.

At a glance

Compensation
$231–358K/yr
Location
San Jose, CA
Schedule
Full-time
Work Authorization
Not specified

Requirements

Credentials this posting asks for.

Bachelor's degree

Job overview

The Sr. Principal DFT Engineer will provide technical leadership across DFT initiatives, develop architecture and methodology for industrial, robotic, and automotive ICs, and drive execution of DFT strategies in SiMa SoCs while collaborating with cross‑functional hardware teams.

Skills & qualifications

RequiredNice to have

Skills

VerilogProblem SolvingTeamworkSystem VerilogSynopsys SMS/TestmaxMentor TessentVCSVerdiFusion CompilerPrimeTimePrimePowerRedHawkStarRCDFTCommunication

Qualifications

BSEEMSEEPhD16+ Years Experience

Full job description

Description

Job Title: Sr. Principal DFT Engineer Job Location: San Jose, CA (This position requires a full-time, on-site presence in our San Jose, CA office) Job ID: AI2533 Job Description: Key Responsibilities:

  • Technical leadership across various DFT endeavors at SiMa.
  • DFT architecture and methodology development for latest industrial, robotic, and automotive ICs.
  • Responsible for the execution of above DFT architecture/methodology in future SiMa SoC(s).
  • Work closely with other members of DFT team to enable their success.
  • Work across all H/W functions (RTL design, verification, and physical design) towards the successful implementation of above DFT strategies.

Required Background:

  • BSEE with 18+ years of experience or MSEE/PhD with 16+ years of experience
  • Commanding knowledge of all aspects of DFT
  • Experience with end-to-end DFT execution from architecture to tape-out to pattern bringup across multiple ICs in advanced finFET technology.
  • In-depth knowledge of VLSI design as well as hardware description languages such as Verilog and System Verilog.
  • Deep hands-on experience with latest EDA tools like Synopsys SMS/Testmax or Mentor Tessent.
  • Good working knowledge of non-DFT EDA tools like VCS/Verdi, Fusion Compiler, PrimeTime, PrimePower, RedHawk, StarRC, etc. is preferred plus.
  • Strong problem solving and debug capabilities is must.
  • Should be proficient at working with cross functional and cross site teams.
  • Must possess good communication skills, be a self-driven individual, and a good team player.

Personal attributes: Can-do attitude. Strong technical leadership attributes. Curious, creative, and good at solving problems. Execution and results oriented. Self-driven, Thinks Big and is highly accountable. Good communication skills. The annual salary for this position ranges from $231,100 - $358,200. The actual annual salary offered will depend on several factors, including - among others - job-related skills, experience, technical expertise, qualifications, work location, and business needs. The annual salary range for this position is subject to change and may be adjusted in the future. In addition to base salary, this role is also eligible for private company equity, and a comprehensive package of employee benefits. Please note that the salary ranges listed for U.S. roles reflect base salary only and do not include equity or other forms of compensation. EEO Employer: SiMa is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification.

You've read the whole posting — now see how you match it.