Google logo

RTL Design Engineer, TPU Compute

Google

Sunnyvale, CAJob$138–197K/yrSeen todaySeen in employer's feed today

Most applications go out cold — see where you stand first. No sign-up to start.

Watch jobs like this.

Don't just apply. Show up ready.

Olive works from this exact posting.

At a glance

Compensation
$138–197K/yr
Location
Sunnyvale, CA
Work Authorization
Not specified

Olive lists jobs from US employers, including remote roles you can work from the United States.

Job overview

The RTL Design Engineer will contribute to Google TPU compute subsystem design and custom silicon for AI/ML hardware acceleration. The role focuses on creating and reviewing microarchitecture specifications, implementing ASIC logic in SystemVerilog RTL, and collaborating with design validation and physical design teams. Candidates need digital design experience using SystemVerilog RTL and computer architecture experience; a master's degree or PhD and cross-functional experience are preferred.

Skills & qualifications

RequiredNice to have

Skills

SystemVerilog RTLComputer ArchitectureCross-Functional CollaborationProcessor DesignAcceleratorsMemory Hierarchies

Qualifications

Bachelor's in Electrical Engineering, Computer Engineering, Computer Science or Related Field or Equivalent Practical Experience4 Years Digital Design ExperienceMaster's or PhD in Electrical Engineering, Computer Engineering or Computer Science

Full job description

RTL Design Engineer, TPU Compute

Share RTL Design Engineer, TPU Compute

corporate_fare Google place Sunnyvale, CA, USA; Austin, TX, USA

Mid

Experience driving progress, solving problems, and mentoring more junior team members; deeper expertise and applied knowledge within relevant area.

Share RTL Design Engineer, TPU Compute

info_outline

XIn most instances, this position requires in-person interviews as part of the hiring process.Note: By applying to this position you will have an opportunity to share your preferred working location from the following: Sunnyvale, CA, USA; Austin, TX, USA .

Minimum qualifications:

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.

  • 4 years of experience with digital design experience using SystemVerilog RTL.

  • Experience with Computer Architecture.

Preferred qualifications:

  • Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.

  • Experience interacting with software, architecture, and other cross-functional teams.

  • Experience applying computer architecture principles to solve open-ended problems.

  • Knowledge of processor design, accelerators, or memory hierarchies.

About the job

In this role, you’ll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You’ll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.

The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.

We're the driving force behind Google's groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.

Individual pay is determined by factors including job-related skills, experience, and relevant education or training.

US: $138000 - $197000 (USD) + 15% bonus target + equity + benefits

Learn more aboutbenefits at Google (https://www.google.com/about/careers/applications/benefits/) .

Responsibilities

  • Work on their own to create and review Compute subsystem's design microarchitecture specifications.

  • Develop SystemVerilog RTL to implement logic for ASIC products according to established coding and quality guidelines.

  • Work with design validation (DV) teams to create testplans to verify, and debug design RTL.

  • Work with physical design teams to ensure design meets physical requirements and timing closure.

Information collected and processed as part of your Google Careers profile, and any job applications you choose to submit is subject to Google'sApplicant and Candidate Privacy Policy (./privacy-policy) .

Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See alsoGoogle's EEO Policy (https://www.google.com/about/careers/applications/eeo/) ,Know your rights: workplace discrimination is illegal (https://careers.google.com/jobs/dist/legal/EEOC\_KnowYourRights\_10\_20.pdf) ,Belonging at Google (https://about.google/belonging/) , andHow we hire (https://careers.google.com/how-we-hire/) .

If you have a need that requires accommodation, please let us know by completing ourAccommodations for Applicants form (https://goo.gl/forms/aBt6Pu71i1kzpLHe2) .

Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.

To all recruitment agencies: Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees, or any other organization location. Google is not responsible for any fees related to unsolicited resumes.

Equity is granted exclusively and discretionarily by Alphabet Inc. on the basis of an agreement concluded between you and Alphabet Inc. Alphabet Inc. is your sole contractual partner with respect to equity grants. GSU grants are not guaranteed, are discretionary, are subject to approval by the Alphabet Inc. board of directors or its delegate, the terms of the relevant Alphabet Inc. stock plan, and your grant agreement. They have no impact on statutory payments. Current or past grants do not confer an acquired right.

Google is proud to be an equal opportunity workplace and is an affirmative action employer. We are committed to equal employment opportunity regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity or Veteran status. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. See also https://careers.google.com/eeo/ and https://careers.google.com/jobs/dist/legal/OFCCP_EEO_Post.pdf If you have a need that requires accommodation, please let us know by completing our Accommodations for Applicants form: https://goo.gl/forms/aBt6Pu71i1kzpLHe2.

How this job compares

Set against the 2,961 open Hardware Engineer jobs on Olive Jobs, counted October 29, 2026.

Pay
  • This posting$138–197K/yr
  • California median$146–214K/yr909 salary ranges
  • US median$131–201K/yr2,162 salary ranges

This range's midpoint, $168K, is 6% below the California median midpoint ($178K) — in the middle half of Hardware Engineer salary ranges in California.

Openings
Olive Jobs lists 1,205 open Hardware Engineer jobs in California and 2,961 across the US. Under 1% of them nationwide are listed as remote or flexible.
Hiring the most in California
Experience
This posting asks for at least 4 years of experience; Hardware Engineer postings that state a minimum ask for 5 years at the median (2,485 postings).
Education
1,858 of the 2,961 open Hardware Engineer jobs (63%) ask for a bachelor's degree or higher.

Counted across the open, public US postings on Olive Jobs on October 29, 2026. Pay medians are the middle values of the low ends and of the high ends of postings that list both ends of a range in the same cadence (a yearly salary or an hourly rate); a range's midpoint is halfway between its ends. Pay and experience figures resting on fewer than 20 postings are left out.

Similar jobs, posted recently

Open roles like this one, listed in the last 30 days.

You've read the whole posting — now see how you match it.