Phinity logo

Physical Design Lead

Phinity

San Francisco, CAFull-timePosted 1 day agoStill listed today

Most applications go out cold — see where you stand first. No sign-up to start.

Watch jobs like this.

At a glance

Compensation
No compensation found
Location
San Francisco, CA
Schedule
Full-time
Work Authorization
Not specified

Olive lists jobs from US employers, including remote roles you can work from the United States.

Job overview

Phinity is an AI research lab developing AI agents and infrastructure to autonomously take chips from architecture through post-silicon. The Physical Design Lead will lead physical-design flows and optimization from block to full-chip level, define synthesis-to-layout flows, and deliver tapeout-ready designs optimized for target PPA. The role works with PD engineers and uses the lab’s prompt-to-GDS capability.

Skills & qualifications

RequiredNice to have

Skills

Physical DesignMathematical OptimizationChemical SynthesisForm Layout

Benefits

Medical Insurance
401(k) Match
Paid Time Off
Parental Leave

Full job description

Phinity is an AI research lab focused on solving chip design. The bottleneck to AGI is compute, and we enable AI agents to tape-out chips autonomously, from architecture to post-silicon. We are building RL environments, agent infrastructure, and evaluation systems to accomplish this. Our team brings together deep AI and silicon expertise, including leaders and executives from top chip companies, post-training chip-design models at NVIDIA, AI for formal verification research, previous exits, and over 10 years of experience building chips at NVIDIA, Intel, Mediatek, and others.

We are hiring a Physical Design Lead.

You will be responsible for:

  • Leading PD flows and optimization of block-level to full-chip level optimizations

  • Define Synthesis to layout flows, including PDN, clock-trees, PVT corners and custom cell definitions. Responsible for implementing characterization flows for custom cells and memory blocks.

  • Responsible for executing IP and Fullchip design optimizations working with PD engineers. Identify areas of optimization in design utilization, power grid and clock network within the design.

  • Responsible for delivering tapeout ready design optimized for the target PPA, and utilizing the in-house capability on prompt-to-GDS.

Why Phinity

  • Work directly with the founders to shape the strategy and growth of an ambitious AI research lab

  • Take ownership of high-impact initiatives across business strategy, partnerships, and company operations

  • Collaborate with leading AI researchers and hardware experts at the frontier of autonomous chip design

Benefits include

  • Health insurance

  • Retirement plans

  • Unlimited PTO

  • Paid parental leave

  • Lunch and dinner provided in-office

Similar jobs, posted recently

Open roles like this one, listed in the last 30 days.

You've read the whole posting — now see how you match it.