Cadence Design Systems, Inc. logo

Digital Electronics Principal Verification Engineer

Cadence Design Systems, Inc.

Edinburgh, EDINBURGHFull-timeSeen 5 days agoSeen in employer's feed 5 days ago

Most applications go out cold — see where you stand first. No sign-up to start.

Watch jobs like this.

Don't just apply. Show up ready.

Olive works from this exact posting.

At a glance

Compensation
No compensation found
Location
Edinburgh, EDINBURGH
Schedule
Full-time
Work Authorization
Not specified

Olive lists jobs from US employers, including remote roles you can work from the United States.

Requirements

Credentials this posting asks for.

Bachelor's degree

Job overview

The Digital Electronics Principal Verification Engineer will join Cadence’s experienced Chiplet Team in Edinburgh, Scotland. The team develops intellectual property and chiplet solutions for high-tech markets. The role focuses on verification and emulation environments for complex chiplet designs, including metric-driven verification, formal and simulation environments, and automated regressions, in collaboration with architects and design engineers.

Skills & qualifications

RequiredNice to have

Skills

Verilog RTL DesignMetric-Driven VerificationFormal VerificationEnglishPlanningInterpersonal SkillsCommunicationLintSynthesisCDC AnalysisISO 9001ISO 26262

Qualifications

Electrical/Electronic Engineering or Related10+ Years Microelectronics/EDA Experience

Full job description

EDINBURGH 01

Full time

R56874

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality.

Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications including consumer, hyperscale computing, 5G communications, automotive, aerospace industrial and health.

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Job Title: Digital Electronics Principal Verification Engineer

Location: Edinburgh

Reports to: Design Engineering Group Director

Job Overview:

The Cadence Silicon Solutions Group (SSG) develop leading edge Intellectual Property (IP) for a variety of High-Tech Markets. The Cadence IP solutions allow our Customers to tackle IP-to-SoC development in a system context, enabling them to focus on product differentiation and to reduce time to volume.

The Cadence SSG Vision is to deliver industry leading IP and Chiplet solutions to enable our customers to be successful across these fast-moving application spaces.

The Digital Principal Verification Engineer will be based in Edinburgh, Scotland as part of an experienced Chiplet Team with long established research and development sites in Europe and India.

Job Responsibilities:

  • Development of Verification and Emulation Environments for complex Chiplet Designs

  • Development of UVM-SV Scoreboards for self-checking regressions

  • Development of Functional Coverage as part of Metric Driven Verification Environments

  • Development of SystemVerilog Assertions for use in Formal and Simulation Environments

  • Development of Emulation Environments based on Cadences Palladium Emulator Product

  • Integration of Cadence Verification IP (VIP) for Simulation Environments

  • Integration of Accelerated VIP (AVIP) for Emulation Environments

  • Definition and Management of Verification Plans (vPlans) using Cadence vManager tools

  • Creation and Management of Automated Regression Environments, e.g. Jenkins, GIT

  • Participation in Technical Review Meetings and Checklist Reviews as part of ISO-9001

  • Close Collaboration with Architects and Design Engineers to debug complex test scenarios

Job Qualifications:

  • Degree in Electrical/Electronic Engineering, Microelectronics, or a related discipline

  • 10+ years’ experience in microelectronics/EDA industry

  • Experience of Verilog RTL Design essential

  • Experience of Metric Driven Verification (MDV) essential

  • Experience of Formal Verification Methodologies essential

  • Excellent oral and written English essential

  • Self-motivated with excellent planning, interpersonal, and communication skills

Additional Skills/Preferences:

  • Experience of Front-end design tools covering LINT, Synthesis, CDC Analysis preferred

  • Experience of Quality processes, such as ISO-9001 & ISO-26262 preferred

Additional Information:

Cadence is committed to equal employment opportunity and employment equity throughout all levels of the organization. We strive to attract a qualified and diverse candidate pool and encourage diversity and inclusion in the workplace.

We’re doing work that matters. Help us solve what others can’t.

Additional Jobs (https://cadence.wd1.myworkdayjobs.com/addl\_jobs)

Equal Employment Opportunity Policy:

Cadence is committed to equal employment opportunity throughout all levels of the organization.

We welcome your interest in the company and want to make sure our job site is accessible to all. If you experience difficulty using this site or to request a reasonable accommodation, please contact [email protected].

Privacy Policy:

Job Applicant If you are a job seeker creating a profile using our careers website, please see the privacy policy(opens in a new tab) (https://www.cadence.com/en\_US/home/privacy/privacy-policy.html) .

E-Verify Cadence participates in the

E-Verify program in certain U.S. locations as required by law. Download More Information on E-Verify (64K) (https://www.cadence.com/content/dam/cadence-www/global/en\_US/documents/company/careers/e-verify-participation-poster.pdf)

Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences.

Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For. 
 Our shared passion for solving the world’s toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence.

Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.

Cadence is committed to creating a diverse environment and is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.

How this job compares

Set against the 344 open Verification Engineer jobs on Olive Jobs, counted October 28, 2026.

Pay
  • This postingNot listed
  • US median$136–219K/yr216 salary ranges
Openings
Olive Jobs lists 344 open Verification Engineer jobs across the US. 1% of them nationwide are listed as remote or flexible.
Hiring the most across the US
Experience
This posting asks for at least 10 years of experience — more than three in four Verification Engineer postings that state a minimum ask for (median 5 years, across 292 postings).
Education
This posting asks for a bachelor's degree; 228 of the 344 open Verification Engineer jobs (66%) ask for a bachelor's degree or higher.

Counted across the open, public US postings on Olive Jobs on October 28, 2026. Pay medians are the middle values of the low ends and of the high ends of postings that list both ends of a range in the same cadence (a yearly salary or an hourly rate); a range's midpoint is halfway between its ends. Pay and experience figures resting on fewer than 20 postings are left out.

You've read the whole posting — now see how you match it.