
Senior PA Design Engineer (10575)
San Jose, CAJob$116–151K/yrSeen 5 days agoSeen in employer's feed 5 days ago
Most applications go out cold — see where you stand first. No sign-up to start.
Watch jobs like this. New roles like this one near San Jose, CA, by email.
Don't just apply. Show up ready.
Olive works from this exact posting.
At a glance
Olive lists jobs from US employers, including remote roles you can work from the United States.
Job overview
Qorvo seeks a Staff Power Amplifier Design Engineer to develop high-efficiency, high-linearity cellular power amplifiers and RF front-end modules for next-generation 5G NR and 6G smartphones. The role spans PA architecture through high-volume manufacturing, including amplifier design, module integration, simulation, and collaboration with filter, packaging, and systems engineers.
Skills & qualifications
Skills
Qualifications
Full job description
Qorvo (Nasdaq: QRVO) supplies innovative semiconductor solutions that make a better world possible. We combine product and technology leadership, systems-level expertise and global manufacturing scale to quickly solve our customers' most complex technical challenges. Qorvo serves multiple high-growth segments of large global markets, including consumer electronics, smart home/IoT, automotive, EVs, battery-powered appliances, network infrastructure, healthcare and aerospace/defense. Visit www.qorvo.com to learn how our innovative team is helping connect, protect and power our planet. Overview As a Staff Power Amplifier (PA) Design Engineer, you will be involved in the design and development of high-efficiency and high-linearity Cellular Power Amplifiers (PAs) and RF Front-End Modules (FEMs) for next-generation 5G NR and 6G smartphones. You will be responsible for the complete process, from initial PA architecture definition to high-volume manufacturing. Responsibilities - Design and develop cutting-edge PAs using GaAs HBT technologies to meet the rigorous requirements of 5G NR and 6G, focusing on high linearity, wide modulation bandwidth, high power, and high efficiency. - Lead the integration of PA dies into multi-chip modules (MCM) while optimizing for size, cost, and thermal performance. - Conduct 3D electromagnetic (EM) simulations using HFSS and circuit-level simulations in ADS to ensure consistency between models and measured performance. - Collaborate with filter (SAW/BAW), packaging, and systems engineers to optimize top-level module performance. - Document and present results to both internal and external customers. Required Qualifications - Minimum of a MSEE with at least 3 years of industry experience, or a Ph.D. degree. - Strong understanding of RF fundamentals, including S-parameters, impedance matching, stability, and linearity. - Extensive experience in RF circuit design using ADS, HFSS, and Cadence. - Solid background in RF measurements and characterization. - Ability to work independently in a fast-paced environment. - Excellent technical communication and presentation skills. Competitive base salary commensurate with experience: $115,600 - $150,500 (subject to change dependent on physical location) Posted salary ranges are made in good faith. Qorvo reserves the right to adjust ranges depending on the experience/qualification of the selected candidate as well as external competitiveness and internal comparability. Base compensation is one element of Total Rewards offered at Qorvo. More information on the Total Rewards package can be shared upon request. MAKE A DIFFERENCE AT QORVO We are Qorvo. We do more than create innovative RF and Power solutions for the mobile, defense and infrastructure markets - we are a place to innovate and shape the future of wireless communications. It starts with our employees. As a unified global team, we bring a commitment to excellence, growth and a passion for creating what's next. Explore the possibilities with us. ::: {style="color: #000000; background-color: #ffffff; margin-bottom: 0 "} :::
Similar jobs, posted recently
Open roles like this one, listed in the last 30 days.
RF Design Engineer | Kilby LabsTexas Instruments · Santa Clara, CA · $160–256K/yr
Sr. RFIC Design Engineer (10860)Qorvo US, Inc. · San Jose, CA · $116–151K/yr
Design Application EngineerGlobal Foundries · Santa Clara, CA · $85–202K/yrSenior RF Design & Test EngineerAnduril · Mountain View, CA · $146–241K/yrPosted 3w agoPosted 3w ago
Principal RFIC Design EngineerWestern Digital · San Jose, CAPosted 1w agoPosted 1w ago
You've read the whole posting — now see how you match it.