
Analog Intern
San Jose, CAInternship$41.5–47.75/hrSeen 3 days agoSeen in employer's feed 3 days ago
Most applications go out cold — see where you stand first. No sign-up to start.
Watch jobs like this. New roles like this one near San Jose, CA, by email.
Don't just apply. Show up ready.
Olive works from this exact posting.
At a glance
Olive lists jobs from US employers, including remote roles you can work from the United States.
Job overview
Renesas’s Memory Interface Division seeks an Analog Intern to research a PMIC control architecture for a next-generation DDR PMIC. The intern will receive support from design engineering and applications engineering, run simulations at different levels, and build circuits in Cadence. The internship runs May 24 through August 13 in San Jose and is fully onsite. A strong performance may lead to a full-time offer.
Skills & qualifications
Skills
Qualifications
Benefits
Full job description
Analog Intern
Job Description
2027 Summer Intern PHD or Master with self-driven research capability is preferred. (Must not have graduated before September 2027)
May 24 - August 13
San Jose, CA - 100% onsite
Renesas MID (Memory Interface Division) is looking for an Analog intern to help the group on the development of the next generation DDR PMIC.
During the time of the intern, they will focus on the research of a PMIC control architecture which could be the solution of our next generation DDR PMIC. They will get support from DE and AE, do simulation on different level and build circuit in Cadence.
It is a unique opportunity for young talent to build industry skillset and develop their own career version.
Good performance during the intern time will lead to an offer of full-time job at Renesas.
Qualifications
-
PHD or Master with self-driven research capability is preferred. (Must not have graduated before September 2027)
-
The candidate should have solid background on Power Electronics and Analog design.
-
They should be familiar with behavior simulation tool like SIMPLIS and transistor level design environment in Cadence.
Additional Information
The expected hourly pay range for this position is $41.50/hr - $47.75/hr. This position is also eligible for bonus opportunities. Please note that the final offer amount, including any applicable bonuses, will be dependent on geographic location, relevant experience, and skillset of the candidate.
Interns may be eligible for certain Company-provided benefits, which can include sick leave, holiday pay, and medical, dental, and vision insurance. Eligibility and specific benefits will be provided in accordance with Company policy and applicable law.
Renesas is an embedded semiconductor solution provider driven by its Purpose, To Make Our Lives Easier . With a global team of over 21,000 engineers and problem solvers in more than 30 countries, we offer the opportunity to work on world‑leading technology for Automotive, Industrial, Infrastructure, and IoT, shaping a safer, healthier, greener, and smarter future.
At Renesas, TAGIE is our culture, grounded in being Transparent, Agile, Global, Innovative, and Entrepreneurial. It shapes how we work, grow and deliver on our purpose together. This collaborative spirit and mindset drive our semiconductor technology to transform industries and impact millions of lives.
We believe in rewarding our employees with a competitive benefits package alongside their salary. More information will be provided during the hiring process.
Are you ready to join our team and shape the future with us?
Renesas Electronics is an equal opportunity and affirmative action employer, committed to supporting diversity and fostering a work environment free of discrimination on the basis of sex, race, religion, national origin, gender, gender identity, gender expression, age, sexual orientation, military status, veteran status, or any other basis protected by law. For more information, please read our Diversity & Inclusion Statement (https://jobs.renesas.com/diversity-and-inclusion) .
Renesas Electronics deals with dual-use technology that is subject to U.S. export controls regulations. Under these regulations it may be necessary for Renesas to obtain U.S. government export license prior to release of technology to certain persons. The decision whether or not to file or pursue an export license application is at the sole discretion of Renesas.
-
Department Engineering
-
Location San Jose
-
Remote No
Requisition ID
20033499_2026-09-28
Apply Shortlist
Similar jobs, posted recently
Open roles like this one, listed in the last 30 days.
People Operations InternEtched · San Jose, CAPosted 3w agoPosted 3w ago
Lab Operations InternEtched · San Jose, CAPosted 3w agoPosted 3w ago
Aviation Planning InternKimley-Horn · San Jose, CA · $33–34/hrPosted 1w agoPosted 1w agoCore Engineering InternEtched · San Jose, CAPosted 3w agoPosted 3w ago
Strategy InternHP Inc. · Palo Alto, CA · $28–32/hrPosted 4w agoPosted 4w ago
You've read the whole posting — now see how you match it.