Insight Global logo

ASIC/FPGA Methodology Engineer

Insight Global

North Reading, MAJobSeen 6 days agoSeen in employer's feed 6 days ago

Most applications go out cold — see where you stand first. No sign-up to start.

Watch jobs like this.

At a glance

Compensation
No compensation found
Location
North Reading, MA
Work Authorization
Not specified

Olive lists jobs from US employers, including remote roles you can work from the United States.

Job overview

The ASIC/FPGA Methodology Engineer defines, develops, and maintains methodologies and workflows for FPGA and ASIC design and verification. The role supports RTL design, optimizes FPGA design flows, and manages CI/CD pipelines in a Linux-based environment. The ideal candidate has a foundation in FPGA and embedded design, experience with modern development tools, and a collaborative, proactive approach to improving hardware design methodologies.

Skills & qualifications

RequiredNice to have

Skills

FPGA DesignEmbedded DesignFPGA Development ToolsVivadoQuartusASIC Design FlowsASIC MethodologiesGitDockerLSFJenkinsArtifactoryClearcaseCI/CD WorkflowsAutomation ToolsDigital Design VerificationSystemVerilogUVMTiming AnalysisSynthesisTiming ClosureSystem-Level IntegrationSystem ValidationProblem SolvingHardware DebuggingSoftware Debugging

Qualifications

Bachelor's or Master's in Electrical Engineering, Computer Engineering, or Related Field3+ Years Industry Experience

Full job description

Job Description

The ASIC/FPGA Methodology Engineer will play a critical role in defining, developing, and maintaining methodologies and workflows for FPGA and ASIC design and verification. The ideal candidate will have a strong foundation in FPGA and embedded design, coupled with expertise in modern development tools in a Linux-based environment. This role requires a proactive individual who thrives in a collaborative environment and is passionate about driving innovation in hardware design.

  • Develop and maintain methodologies for ASIC/FPGA design, verification, and implementation.
  • Collaborate with design and verification teams to ensure seamless integration of workflows and tools.
  • Support the development of RTL designs using Verilog and assist in debugging complex hardware issues.
  • Optimize design flows for FPGA tools such as Vivado, Quartus, or similar platforms.
  • Implement and manage CI/CD pipelines using tools like Jenkins, Docker, and Git to streamline development processes.
  • Utilize Linux utilities (e.g., Git, Docker, LSF, Clearcase) to support design and verification workflows.
  • Provide technical guidance and training to team members on best practices for FPGA/ASIC methodologies.
  • Stay updated on industry trends and emerging technologies to continuously improve design methodologies.

Skills and Requirements

  • Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related field.
  • 3+ years of industry experience in FPGA and embedded design.
  • Strong understanding of FPGA and embedded design principles.
  • Hands-on experience with FPGA development tools (e.g., Vivado, Quartus).
  • Familiarity with ASIC design flows and methodologies.
  • Proficiency in utilities such as Git, Docker, LSF, Jenkins, Artifactory, and Clearcase.
  • Knowledge of CI/CD workflows and automation tools.
  • Understanding of digital design verification methodologies (e.g., SystemVerilog, UVM).
  • Experience with timing analysis, synthesis, and timing closure for FPGA/ASIC designs.
  • Familiarity with system-level integration and validation. Strong problem-solving skills and the ability to debug complex hardware/software issues.

We are a company committed to creating diverse and inclusive environments where people can bring their full, authentic selves to work every day. We are an equal employment opportunity/affirmative action employer that believes everyone matters. Qualified candidates will receive consideration for employment without regard to race, color, ethnicity, religion, sex (including pregnancy), sexual orientation, gender identity and expression, marital status, national origin, ancestry, genetic factors, age, disability, protected veteran status, military or uniformed service member status, or any other status or characteristic protected by applicable laws, regulations, and ordinances. If you need assistance and/or a reasonable accommodation due to a disability during the application or the recruiting process, please send a request to [email protected].

Similar jobs, posted recently

Open roles like this one, listed in the last 30 days.

You've read the whole posting — now see how you match it.