ASIC Engineer, Implementation - CAD
Austin, TXJob$114–172K/yrSeen 1 day agoSeen in employer's feed 1 day ago
Most applications go out cold — see where you stand first. No sign-up to start.
Watch jobs like this. New roles like this one near Austin, TX, by email.
Don't just apply. Show up ready.
Olive works from this exact posting.
At a glance
Olive lists jobs from US employers, including remote roles you can work from the United States.
Job overview
Meta seeks an ASIC Implementation Engineer for its Infrastructure Silicon team, building custom silicon for data center applications. The role develops and maintains CAD methodologies, flows, and automation supporting ASIC implementation from RTL through physical design signoff. The engineer partners with design, physical design, and verification teams to enable efficient, high-quality tape-outs of next-generation infrastructure chips.
Skills & qualifications
Skills
Qualifications
Full job description
Summary:
Meta is seeking an ASIC Implementation Engineer to join our Infrastructure Silicon team, focused on building custom silicon for data center applications. In this role, you will develop and maintain CAD methodologies, flows, and automation scripts that support front-end and back-end ASIC implementation, from RTL through physical design signoff. You will work closely with design, physical design, and verification engineers to enable efficient, high-quality tape-outs of Meta's next-generation infrastructure chips.
Required Skills:
ASIC Engineer, Implementation - CAD Responsibilities:
-
Design, develop and maintain production-level CAD platforms and web-based design tooling for interactive silicon architecture exploration, floorplan visualization and automated engineering analysis
-
Build runtime-optimized data models, algorithms and Python APIs for large-scale design data — netlist, LEF/DEF, pin/track and connectivity databases — delivering order-of-magnitude runtime improvements over native EDA solutions
-
Develop tooling for generating SOC floorplans at chip, subsystem, and block level, and drive early floorplan exploration, block shaping, and area/dimension estimation to bridge architecture and implementation
-
Develop debug features for logical and physical connectivity and beachfront analysis on DEF and netlist data — evaluating pin locations, port configurations and connectivity consistency — including pipe/shim and feedthrough insertion for timing and area optimization
-
Develop automation and methodology across all FE tools (Synthesis, Physical Design, STA, Power, Floorplanning, Connectivity Analysis, Pin Planning), and partner with Design, DV, Architecture and Physical Design engineers on handoffs and timing/congestion/connectivity feedback
Minimum Qualifications:
Minimum Qualifications:
-
Currently has, or is in the process of obtaining a Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience. Degree must be completed prior to joining Meta
-
2+ years of experience in synthesis & physical design
-
Proficiency in Python for algorithm development, engineering analysis, and automation
-
Experience developing CAD/EDA tools, flows, or engineering automation
-
Experience with RTL synthesis, physical design and PPA optimization, and knowledge of front-end and back-end ASIC tools
-
Experience working across cross-functional teams and vendors to debug timing, area, and power issues
Preferred Qualifications:
Preferred Qualifications:
-
Experience with DEF, netlists, floorplanning data, pin definition generation and PG-aware pin placement across hierarchical partitions
-
Demonstrated software engineering fundamentals: data structures and algorithms, computational geometry, and performance optimization on large datasets
-
Experience with multi-chiplet connectivity, feedthrough evaluation, clock/voltage/reset domains and 2.5D/3D SoIC assembly
-
Experience writing parsers and data models for industry-standard design formats (Verilog netlist, LEF/DEF, Liberty, SDC)
-
Experience building web-based engineering applications — interactive visualization frameworks, client-server architecture, session and state management
Public Compensation:
$114,000/year to $172,000/year + bonus + equity + benefits
Industry: Internet
Equal Opportunity:
Meta is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics. We also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law. Meta participates in the E-Verify program in certain locations, as required by law. Please note that Meta may leverage artificial intelligence and machine learning technologies in connection with applications for employment.
Meta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at [email protected].
Similar jobs, posted recently
Open roles like this one, listed in the last 30 days.
ASIC Physical Design EngineerCisco · San Jose, CA · $168–245K/yrPosted 6 days agoPosted 6 days ago
Custom SOC IP Verification EngineerNVIDIA · Santa Clara, CA · $168–311K/yrPosted 4w agoPosted 4w ago
Senior Principal Electrical Engineer (FPGA/ASIC)RTX Corporation · Remote · US · $132–252K/yrPosted 3w agoPosted 3w ago
Senior ASIC Design Verification Engineer - LPUNVIDIA · Santa Clara, CA (Hybrid) · $168–311K/yrPosted 3w agoPosted 3w ago
ASIC Verification Engineer - New College Grad 2027NVIDIA · Austin, TX · $100–167K/yrPosted 2w agoPosted 2w ago
You've read the whole posting — now see how you match it.