ASIC Engineer, Design
Augusta, MEJob$178–250K/yrSeen todaySeen in employer's feed today
Most applications go out cold — see where you stand first. No sign-up to start.
Watch jobs like this. New roles like this one near Augusta, ME, by email.
Don't just apply. Show up ready.
Olive works from this exact posting.
At a glance
Olive lists jobs from US employers, including remote roles you can work from the United States.
Job overview
Meta is hiring ASIC Design Engineers in its Infrastructure organization to build ASICs for machine learning, video transcoding, and network acceleration. The role covers architecture exploration, micro-architecture development, IP selection and integration, collaboration on test planning and debugging, and design closure for timing and power. Minimum qualifications include a bachelor's degree or equivalent practical experience, relevant design experience, and RTL development using Verilog, SystemVerilog, and HLS.
Skills & qualifications
Skills
Qualifications
Full job description
Summary:
Meta is hiring ASIC Design Engineers within our Infrastructure organization to build cutting edge ASICs in fields such as machine learning, video transcoding and network acceleration.
Required Skills:
ASIC Engineer, Design Responsibilities:
-
Architecture exploration
-
Micro-architecture development
-
Soft and hard IP identification, selection and integration. Collaboration with verification and emulation teams in test plan development and debug
-
Collaboration with implementation team to close the design on timing and power
Minimum Qualifications:
Minimum Qualifications:
-
Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
-
8+ years of experience in micro-architecture and RTL development for complex control and data path IPs OR Experience in SoC Micro-architecture, Design and Integration
-
RTL development using Verilog, System Verilog and HLS
Preferred Qualifications:
Preferred Qualifications:
-
Experience in CPU, NOC, Memory and Peripheral Subsystems
-
Experience with Synthesis, Timing Closure and Formal Verification Methodology
-
Experience in data path development
Public Compensation:
$178,000/year to $250,000/year + bonus + equity + benefits
Industry: Internet
Equal Opportunity:
Meta is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics. We also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law. Meta participates in the E-Verify program in certain locations, as required by law. Please note that Meta may leverage artificial intelligence and machine learning technologies in connection with applications for employment.
Meta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at [email protected].
Similar jobs, posted recently
Open roles like this one, listed in the last 30 days.
Energy EngineerCadmus · Augusta, ME · $80–95K/yrPosted 4 days agoPosted 4 days agoVisual Design LeadFord Motor Company · Augusta, ME · $150–250K/yr
Forward Deployed EngineerNelnet · Augusta, ME (Hybrid) · $140–185K/yr
Palantir Engineer (5636)SMX · Augusta, ME · $113–188K/yr
You've read the whole posting — now see how you match it.