
Sr Principal Mixed Signal Verification Engineer (10289)
San Jose, CAJob$193–251K/yrSeen 5 days agoSeen in employer's feed 5 days ago
Most applications go out cold — see where you stand first. No sign-up to start.
Watch jobs like this. New roles like this one near San Jose, CA, by email.
Don't just apply. Show up ready.
Olive works from this exact posting.
At a glance
Olive lists jobs from US employers, including remote roles you can work from the United States.
Job overview
Qorvo’s Power Management division seeks an experienced Top-Level Design Verification Engineer to develop verification for power-management ICs. The role covers customer-facing catalog and custom solutions, metric-driven verification plans, constrained-random testing, automated checkers, and high-performance RNM or VerilogAMS models. The engineer collaborates with design and test teams to resolve issues, support first-pass testability, and improve verification methods.
Skills & qualifications
Skills
Qualifications
Full job description
Qorvo (Nasdaq: QRVO) supplies innovative semiconductor solutions that make a better world possible. We combine product and technology leadership, systems-level expertise and global manufacturing scale to quickly solve our customers' most complex technical challenges. Qorvo serves multiple high-growth segments of large global markets, including consumer electronics, smart home/IoT, automotive, EVs, battery-powered appliances, network infrastructure, healthcare and aerospace/defense. Visit www.qorvo.com to learn how our innovative team is helping connect, protect and power our planet. Qorvo's fast-growing Power Management division, focused on Power loss protection, PMICs, Motor Control, and Battery Management solutions for a wide range of Mobile, Consumer, IOT and Industrial applications, is looking for an experienced Top-level Design Verification Engineer to create next generation and world-class designs in power management solutions. Responsibilities : - Serve as customer-facing for catalog and custom power-management ICs including motor driver, power-loss protection, point of load, and battery management IC solutions. - Develop and execute metric-driven design verification plans based upon IC functional, performance, and test specifications, with a strong focus on the customer use-case. - Develop constrained random tests and automated checkers within our TLDV UVM environment. - Build high performance, accurate RNM, or VerilogAMS models to support TL simulation. - Collaborate with design team to resolve issues identified during verification. - Partner with internal design and test teams to ensure device first-pass testability. - Continuously improve and align verification methodologies with industry best practices - Automate verification tasks where applicable. Required Qualifications : - Bachelor's degree in electrical engineering or a related field, with strong focus on mixed-signal circuit design and verification. - 15+ years of experience or an equivalent amount of advanced education and experience in AMS design or verification of analog and power-management ICs. - Proficiency in UVM environments, including test cases, coverage models, and global checkers. - In-depth knowledge of power-management building blocks such as LDO, Amplifiers, Bandgaps, DCDC regulators, Oscillators, and asynchronous state machines. - Excellent problem-solving and debugging skills - Effective communication and collaboration skills. - Expertise in mixed-signal concepts such as Spice/Spectre and event-based simulator, co-simulation environment, simulation debug, silicon debug Preferred Qualifications: - Master's degree in electrical engineering or a related field, with strong focus on mixed-signal circuit design and verification. {=html} - Experience in Top-Down Design Methodology. - Proficiency in shell or Python scripting. - Familiarity with SV-UDN/EENET modeling techniques. - Experience with both GUI and command-line simulation flows. - Proficiency with SV Assertions and Functional coverage. - Understanding integration of AI into a verification workflow Other: 10% or less domestic or international travel may be required Location: This role is available in our Richardson, TX and San Jose, CA locations. Competitive base salary commensurate with experience: $193,100 - $251,100, relevant for the California Bay Area (subject to change dependent on physical location) Posted salary ranges are made in good faith. Qorvo reserves the right to adjust ranges depending on the experience/qualification of the selected candidate as well as external competitiveness and internal comparability. Base compensation is one element of Total Rewards offered at Qorvo. More information on the Total Rewards package can be shared upon request. MAKE A DIFFERENCE AT QORVO We are Qorvo. We do more than create innovative RF and Power solutions for the mobile, defense and infrastructure markets - we are a place to innovate and shape the future of wireless communications. It starts with our employees. As a unified global team, we bring a commitment to excellence, growth and a passion for creating what's next. Explore the possibilities with us. []{style="font-size: 12px; font-family: Arial, Helvetica, sa "}
Similar jobs, posted recently
Open roles like this one, listed in the last 30 days.
Mixed-Signal Verification EngineerApple · Sunnyvale, CA
Principal Design Verification EngineerRenesas · San Jose, CA
Design Verification Engineer (Digital Mixed Signal)Texas Instruments · Santa Clara, CA · $102–200K/yr
Principal Physical Verification EngineerBroadcom · San Jose, CA · $144–230K/yr
Senior ASIC Design Verification EngineerCisco · San Jose, CA · $168–245K/yrPosted 6 days agoPosted 6 days ago
You've read the whole posting — now see how you match it.