Silicon Engineer, Infrastructure Validation
Sunnyvale, CAJob$114–172K/yrSeen 1 day agoSeen in employer's feed 1 day ago
Most applications go out cold — see where you stand first. No sign-up to start.
Watch jobs like this. New roles like this one near Sunnyvale, CA, by email.
Don't just apply. Show up ready.
Olive works from this exact posting.
At a glance
Olive lists jobs from US employers, including remote roles you can work from the United States.
Job overview
Meta is building custom silicon to power its global infrastructure, delivering scalable ASIC solutions for data centers. The team validates and brings up silicon from early architecture through production, writing tests, building bare‑metal environments, and automating validation at volume and velocity.
Skills & qualifications
Skills
Qualifications
Full job description
Summary:
Meta is building custom silicon to power the infrastructure that underlies its family of products and services at global scale. Infrastructure Silicon delivers scalable, reliable custom ASIC solutions for Meta's data center needs and getting from first silicon to fleet-scale production requires a systems-based approach to validation and bring-up.Our teams work across the full silicon lifecycle, from early architecture and design inputs, pre-silicon validation on simulation and emulation platforms, first-silicon bring-up, post-silicon characterization across process, voltage, and temperature corners, and productization into large fleets. We write tests, build bare-metal environments and reusable frameworks that scale from pre-silicon platforms to production deployments, and we build the automation that lets us do it at volume and velocity.
Required Skills:
Silicon Engineer, Infrastructure Validation Responsibilities:
-
Develop and execute functional validation plans for custom infrastructure ASICs across pre-silicon and post-silicon environments
-
Write and maintain test cases, validation scripts, and automation targeting simulation, emulation, and silicon platforms
-
Develop production diagnostics frameworks and kernel development targeted at silicon validation and productization from early labs to data center deployments
-
Perform post-silicon bring-up and debug of custom data center chips, including board-level and system-level
-
Root cause and resolve issues across silicon, firmware, driver, board, and test-setup layers using debug tooling and internal interfaces to isolate causes
-
Collaborate with RTL design, physical design, firmware team, systems teams, internal and external partners to reproduce and resolve silicon bugs
-
Build and support validation infrastructure, including test automation frameworks, diagnostics, regression suites, and analysis tooling that scales from the lab to fleet
-
Characterize silicon performance, power, and timing margins across process, voltage, and temperature corners
-
Document validation findings, bug reports, and silicon errata with sufficient detail to drive design corrections, and feed insights from production back into next-generation architecture
-
Contribute to the development of validation methodology and test plans for future silicon generations
Minimum Qualifications:
Minimum Qualifications:
-
Currently has, or is in the process of obtaining a Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience. Degree must be completed prior to joining Meta
-
2+ years of experience in ASIC or SoC development, validation, or first-silicon bring-up
-
Experience writing test cases or validation scripts in Python, C/C++, System Verilog, or a comparable language
-
Experience with troubleshooting, debug and analysis of silicon products, including hardware debug tooling such as logic analyzers, oscilloscopes, JTAG interfaces, or protocol analyzers
-
Experience collaborating with RTL design or physical design, firmware or systems teams to reproduce and resolve silicon issues
Preferred Qualifications:
Preferred Qualifications:
-
Experience across the silicon lifecycle for data center applications such as AI/ML or networking
-
Experience validating high-speed interfaces such as PCIe, DDR, HBM, Ethernet, or SerDes in a data center or server silicon context
-
Experience with emulation or prototyping platforms used for pre-silicon validation
-
Exposure to power management validation, including DVFS characterization and low-power state verification on custom silicon
-
Familiarity with UVM-based verification environments and functional coverage closure techniques
-
Experience developing diagnostics frameworks, low-level kernels, or bare-metal test environments for silicon validation
-
Experience with Linux systems, server systems management, and embedded bus protocols such as I2C, SPI, USB, or PCIe
-
Experience with silicon productization, manufacturing test, or fleet-scale deployment
Public Compensation:
$114,000/year to $172,000/year + bonus + equity + benefits
Industry: Internet
Equal Opportunity:
Meta is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics. We also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law. Meta participates in the E-Verify program in certain locations, as required by law. Please note that Meta may leverage artificial intelligence and machine learning technologies in connection with applications for employment.
Meta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at [email protected].
Similar jobs, posted recently
Open roles like this one, listed in the last 30 days.
Silicon Validation EngineerNVIDIA · Santa Clara, CA (Hybrid) · $116–219K/yrPosted 3w agoPosted 3w ago
Senior ASIC Engineer - Post Silicon ValidationCisco · San Jose, CA · $168–245K/yrPosted 3w agoPosted 3w ago
Senior Silicon Circuit Co-Design EngineerNVIDIA · Santa Clara, CA · $168–265K/yrPosted 2w agoPosted 2w ago
Pre-si Power and Performance System Validation EngineerIntel · Austin, TX · $122–232K/yrPosted 1w agoPosted 1w ago
Senior DFT Engineer - Post SiliconNVIDIA · Santa Clara, CA (Hybrid) · $168–311K/yrPosted 2 days agoPosted 2 days ago
You've read the whole posting — now see how you match it.