
Sr. Package Engineer, Annapurna Labs - AI Silicon Packaging
Tempe, AZJob$185–250K/yrSeen 6 days agoSeen in employer's feed 6 days ago
Most applications go out cold — see where you stand first. No sign-up to start.
Watch jobs like this. New roles like this one near Tempe, AZ, by email.
Don't just apply. Show up ready.
Olive works from this exact posting.
At a glance
Olive lists jobs from US employers, including remote roles you can work from the United States.
Job overview
Annapurna Labs’ Package Technology Development team develops packaging, substrate/PCB, interposer, and assembly technologies for next-generation Trainium AI accelerators. The Sr. Package Engineer drives package technology from concept through volume production, working with suppliers and cross-functional teams on validation, qualification, reliability, and system integration. The role evaluates technology tradeoffs and identifies packaging architectures and process improvements to reduce cost, improve yield, and accelerate time-to-market.
Skills & qualifications
Skills
Qualifications
Benefits
Full job description
Description
Annapurna Labs designs silicon and software that accelerates innovation. Customers choose us to create cloud solutions that solve challenges that were unimaginable a short time ago. Our custom chips, accelerators, and software stacks enable us to take on technical challenges that have never been seen before, and deliver results that help our customers change the world.
The Package Technology Development team within Annapurna Labs is building the packaging, substrate/PCB, interposer, and assembly technologies for the next-generation Trainium AI accelerators. The team works at the intersection of silicon, package, board, system, and rack, partnering closely with design, manufacturing, supply chain, and reliability teams to bring bleeding-edge AI systems from concept to volume production.
Key job responsibilities
-
Define and drive package technology development across architecture, design, materials, processes, yield, warpage, reliability, and system-level integration for next-generation Trainium systems, from early concept through volume production.
-
Partner with OSATs and component/material/equipment suppliers on capability validation, test vehicle development, qualification, TGA, FMEA, risk retirement, root-cause analysis, and corrective/preventive actions
-
Evaluate tradeoffs across performance, cost, yield, manufacturability, warpage, thermal performance, and reliability to guide technology decisions and qualification strategies.
-
Represent the package technology team in cross-functional design reviews, sign-off milestones, and program checkpoints with silicon, board, system, and supply chain teams.
-
Identify opportunities for novel packaging architectures and process simplifications to reduce cost, improve yield, and accelerate time-to-market.
Basic Qualifications
-
Experience coordinating between technical teams, peers and business stakeholders
-
Bachelor's in Materials Science, Mechanical Engineering, Electrical Engineering, Chemical Engineering, or 10+ years of industry experience in a related field
-
Expertise in at least one: substrate/PCB technology, interposer technology, or package and board assembly technology
-
Track record of driving technology development from concept through qualification
Preferred Qualifications
-
Master's in Materials Science, Mechanical Engineering, Electrical Engineering, Chemical Engineering, or 8+ years of industry experience in a related field
-
Or PhD in Materials Science, Mechanical Engineering, Electrical Engineering, Chemical Engineering, or 6+ years of industry experience in a related field
-
Familiarity with package-level SI/PI concepts (impedance control, PDN design, crosstalk-aware routing) sufficient to collaborate with SI/PI engineers
-
Experience with substrate/PCB architecture, materials, processes, yield, warpage, and DFM for advanced systems, including HDI, microvias, fine-line/space, and high-speed/power routing
-
Experience with interposer fabrication and DFM for 2.5D/3D systems (e.g., CoWoS-R/L), including RDL, TSV, silicon bridges, microbumps, and package floorplanning
-
Experience with package and board assembly processes, including flip-chip, thermal compression bonding, hybrid bonding, underfill, molding, TIM, and fine-pitch assembly. Co-packaged optics (CPO) experience is a plus.
Amazon is an equal opportunity employer and does not discriminate on the basis of protected veteran status, disability, or other legally protected status.
Our inclusive culture empowers Amazonians to deliver the best results for our customers. If you have a disability and need a workplace accommodation or adjustment during the application and hiring process, including support for the interview or onboarding process, please visit https://amazon.jobs/content/en/how-we-hire/accommodations for more information. If the country/region you’re applying in isn’t listed, please contact your Recruiting Partner.
The base salary range for this position is listed below. Your Amazon package will include sign-on payments and restricted stock units (RSUs). Final compensation will be determined based on factors including experience, qualifications, and location. Amazon also offers comprehensive benefits including health insurance (medical, dental, vision, prescription, Basic Life & AD&D insurance and option for Supplemental life plans, EAP, Mental Health Support, Medical Advice Line, Flexible Spending Accounts, Adoption and Surrogacy Reimbursement coverage), 401(k) matching, paid time off, and parental leave. Learn more about our benefits at https://amazon.jobs/en/benefits .
USA, AZ, Tempe - 185,200.00 - 250,000.00 USD annually
USA, TX, Austin - 185,200.00 - 250,000.00 USD annually
How this job compares
Set against the 969 open Hardware Engineering jobs on Olive Jobs, counted October 27, 2026.
- Pay
- This posting$185–250K/yr
- US median$146–240K/yr686 salary ranges
This range's midpoint, $218K, is 8% above the US median midpoint ($202K) — in the middle half of Hardware Engineering salary ranges across the US.
- Openings
- Olive Jobs lists 16 open Hardware Engineering jobs in Arizona and 969 across the US. Under 1% of them nationwide are listed as remote or flexible.
- Experience
- This posting asks for at least 10 years of experience; Hardware Engineering postings that state a minimum ask for 6 years at the median (659 postings).
- Education
- 355 of the 969 open Hardware Engineering jobs (37%) ask for a bachelor's degree or higher.
Counted across the open, public US postings on Olive Jobs on October 27, 2026. Pay medians are the middle values of the low ends and of the high ends of postings that list both ends of a range in the same cadence (a yearly salary or an hourly rate); a range's midpoint is halfway between its ends. Pay and experience figures resting on fewer than 20 postings are left out.
Similar jobs, posted recently
Open roles like this one, listed in the last 30 days.
Advanced Packaging Development EngineerIntel · Phoenix, AZ (Hybrid) · $134–189K/yrPosted 1 day agoPosted 1 day ago- Advanced Packaging Design - SI/PI EngineerMarvell · MA and AZ · $134–199K/yrPosted 5 days agoPosted 5 days ago
Senior Manager, Package Design EngineeringRenesas · Tempe, AZ
Principal Electrical Engineer, AI Infrastructure HardwareOracle · Phoenix, AZ · $115–235K/yr
Silicon Packaging Design ArchitectIntel · Phoenix, AZ · $164–312K/yr
You've read the whole posting — now see how you match it.