Staff ASIC STA Engineer
Sunnyvale, CAJobPosted 1w agoStill listed 2 days ago
Most applications go out cold — see where you stand first. No sign-up to start.
Watch jobs like this. New roles like this one near Sunnyvale, CA, by email.
Don't just apply. Show up ready.
Olive works from this exact posting.
At a glance
Olive lists jobs from US employers, including remote roles you can work from the United States.
Job overview
Tensordyne, a fast‑paced AI silicon startup, seeks a senior staff engineer to lead ASIC physical STA design and workflow development for multimodal generative AI inference products, collaborating with global teams, optimizing timing closure, and advancing high‑performance, low‑power hardware solutions.
Skills & qualifications
Skills
Qualifications
Full job description
About our company - Tensordyne Artificial intelligence (AI) is transforming our world. It can perform cognitive functions that previously only humans could do, such as perceiving interactions across different modalities and environments - with the ability to quickly learn and then solve complex problems. Tensordyne is an AI system solution company that builds very high-performance, low-power generative AI inference systems. Our mission, through the creation of custom silicon, hardware and software, is to enable multimodal Generative AI inference acceleration at scale, with safe, sustainable, high-performance systems for our hyperscaler and neocloud data center customers. We are at the leading edge of advancing the latest research and product improvements for generative Al inference solutions that will make Al even more advantageous for compelling new generative AI applications.Tensordyne is a well funded, fast-paced startup company with headquarters in both Sunnyvale, CA, and Munich, Germany. We also have many talented team members working remotely across North America and Europe. We take care of our people and their families with comprehensive benefits, competitive compensation, flexible spending options, and associated programs, because building category-defining technology starts with a healthy, supported team. Come join us as we shape the future of multimodal generative artificial intelligence! The Opportunity: In this leadership role, you will lead ASIC physical STA design and associated engineering workflow development for Tensordyne’s multimodal generative AI inference acceleration products. As a valued senior member of our ASIC team, you will guide and assist your colleagues to help improve frontend physical design with respect to STA both the block level and full-chip within a fast-paced, agile HPC development environment that utilizes GenAI frontier models, EDA tools from external companies like Cadence/Synopsys and as well as internally developed workflows. You will drive Tensordyne’s optimization, implementation and timing exploration workflows (includes at a min. hierarchical STA, timing analysis, clock analysis) and technologies for the full ASIC chip STA flow. Your contributions will continuously innovate and improve scalable, reliable, high-performance systems and tools to enable the next generation of Tensordyne products. This is a hands-on role that’s ideal for ASIC physical design STA experts who have a multi-disciplinary engineering background, along with a keen interest in generative AI, and a passion for designing, debugging, optimizing and finding creative EDA solutions to complex technical challenges. In this role, you will work very closely with your ASIC team members who are engaged in the design and verification of Tensordyne products, to understand and improve their workflows and EDA needs. What you’ll bring:
- 10+ years of hands-on ASIC engineering experience, that includes deep knowledge of VLSI/SoC chip physical design workflows, with EDA tools like Cadence/Synopsys PrimeTime/Tempus, clock methodology, and development of hierarchical constraints.
- Strong physical design knowledge for STA analysis and ability to write SDCs for high-speed IP interfaces such as PCIe, SerDes and other multi-clock domain blocks
- An Individual contributor tech lead, no direct reports initially, owning the full-chip timing closure and signoff flow
- Experience leading and supporting backend design team with understanding of STA timing issues, clock trees, routing and understanding of timing ECO generation for block level and full chip level.
- Understanding of Genus/Innovus tool usage with respect to STA.
- Excellent analytical, written, and verbal interpersonal skills along with an ability to productively collaborate within a global engineering team that moves at a startup pace.
- Bachelor’s or Master's degree in Computer Science, Computer Engineering, Electrical Engineering or a related technical field
Tensordyne's culture was built on the following values:
- Put people first. We only succeed when our people succeed.
- Ethics and integrity always; Being open, honest, and respectful of everyone.
- Think Big. Be ambitious and have audacious goals.
- Aim for excellence. Quality and excellence count in everything we do.
- Own it and get it done. Results matter!
- Make each person better together, than they would be as an individual.
- Embrace each others’ differences, and embrace that there will be differences.
Tensordyne is an equal opportunity employer. We believe that a diverse team is better at tackling complex problems and coming up with innovative solutions. All qualified applicants will receive consideration for employment without regard to age, color, gender identity or expression, marital status, national origin, disability, protected veteran status, race, religion, pregnancy, sexual orientation, or any other characteristic protected by applicable laws, regulations and ordinances. A note to Recruitment Agencies: Please don’t reach out to Tensordyne employees or leaders about our roles -- we’ve got it covered. We don’t accept unsolicited agency resumes and we are not responsible for any fees related to unsolicited resumes. Thank you for your understanding.
Similar jobs, posted recently
Open roles like this one, listed in the last 30 days.
ASIC DFT EngineerCisco · San Jose, CA (Hybrid) · $155–223K/yrPosted 1 day agoPosted 1 day ago
Senior ASIC Design EngineerNVIDIA · Santa Clara, CA (Hybrid) · $136–219K/yrPosted 4w agoPosted 4w ago
ASIC Engineer (hybrid)Cisco · San Jose, CA (Hybrid) · $138–197K/yrPosted 2w agoPosted 2w agoSenior ASIC RTL Design Engineer, AI HardwareCerebras · Sunnyvale, CA (Hybrid) · $200–290K/yrPosted 6 days agoPosted 6 days ago
Custom SOC IP Verification EngineerNVIDIA · Santa Clara, CA · $168–311K/yrPosted 4w agoPosted 4w ago
You've read the whole posting — now see how you match it.