Meta logo

DPU Performance Architect, Infrastructure Silicon

Meta

Sunnyvale, CAJob$178–250K/yrSeen 3w agoSeen in employer's feed 1 day ago

Most applications go out cold — see where you stand first. No sign-up to start.

Watch jobs like this.

Don't just apply. Show up ready.

Olive works from this exact posting.

At a glance

Compensation
$178–250K/yr
Location
Sunnyvale, CA
Work Authorization
Not specified

Olive lists jobs from US employers, including remote roles you can work from the United States.

Job overview

Meta’s Infrastructure Silicon organization designs custom silicon for data center infrastructure. The Performance Architect will model, analyze, and validate DPU architectures, influencing architecture and microarchitecture decisions from early path-finding through RTL validation and silicon correlation. The role focuses on performance trade-offs, workload characterization, modeling tools, RTL performance validation, and comparing pre-silicon projections with post-silicon measurements.

Skills & qualifications

RequiredNice to have

Skills

Performance ModelingPerformance AnalysisNetworking ArchitecturesStorage ArchitecturesDPU ArchitecturesNetwork VirtualizationStorage DisaggregationRoCENVMeFabric ArchitecturesWorkload CharacterizationPythonC/C++SystemCData Center WorkloadsBenchmarking MethodologiesRTL Performance ValidationPerformance Test PlanningPre-Silicon/Post-Silicon CorrelationIndependent AnalysisArchitectural InfluenceSystemVerilogVHDLASIC SimulationHyperscale ASIC ModelingPost-Silicon ValidationCorrelation MethodologiesPython AutomationSimulation OrchestrationRegression TestingPerformance Data AnalysisGPUMachine LearningMultithreaded ProgrammingHigh-Level SynthesisPPA Trade-Off AnalysisMicroarchitectural Optimization

Qualifications

Bachelor's in CS or Related8+ Years Relevant ExperiencePhD in CS, CE, or EE15+ Years Relevant Experience

Full job description

Summary:

Meta's Infrastructure Silicon organization designs custom silicon that powers our data center infrastructure — SmartNICs/IPUs/DPUs, AI accelerators, and networking ASICs. We are seeking an experienced Performance Architect to drive performance modeling, analysis, and validation of our Data Processing Unit (DPU) architectures. In this role you will influence architecture and microarchitecture decisions from early path-finding through RTL validation and silicon correlation.

Required Skills:

DPU Performance Architect, Infrastructure Silicon Responsibilities:

  1. Analyze performance of current and future SmartNIC/IPU/DPU architectures with focus on end-to-end transaction flows, host-to-DPU offloading options, evaluation of SoC architectural options

  2. Quantify architectural/micro-architectural trade-offs wrt PPA to inform and guide design decisions

  3. Analyze and characterize DPU workloads to abstract key performance-relevant behaviors and incorporate into representative models and synthetic benchmarks

  4. Develop and enhance performance models, simulation tools, and methodologies to evaluate future DPU architectures

  5. Drive RTL performance validation, including development of comprehensive performance test plans, coverage criteria, and correlation of RTL results against architectural models

  6. Correlate pre-silicon performance projections with post-silicon measurements and drive methodology improvements based on findings

Minimum Qualifications:

Minimum Qualifications:

  1. Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience

  2. 8+ years of relevant industry experience in developing analytical/tool based models and performance analysis with focus on networking and storage architectures

  3. Detailed understanding of DPU architectures: network virtualization, storage disaggregation, networking and storage protocols such as RoCE, NVMe, fabric architectures

  4. Experience in workload analysis and characterization, and abstracting key performance features into models for analysis

  5. Proficiency in languages for model development (e.g. Python, C/C++, SystemC)

  6. Experience with data center workloads and benchmarking methodologies

  7. Experience with RTL performance validation, including authoring and executing performance test plans and correlating pre-silicon performance models with post-silicon measurements

  8. Experience driving analysis independently and influencing architectural direction through data

Preferred Qualifications:

Preferred Qualifications:

  1. PhD in Computer Science, Computer Engineering or Electrical Engineering

  2. 15+ years of relevant industry experience in developing analytical/tool based models and performance analysis with focus on networking and storage architectures

  3. Experience with hardware description languages (e.g., SystemVerilog, VHDL) and simulation environments used in ASIC development flows

  4. Experience building or scaling performance modeling infrastructure for hyperscale data center ASICs, including network, storage, or AI inference accelerator designs

  5. Experience with post-silicon performance validation and model-to-hardware correlation methodologies

  6. Experience developing Python-based automation pipelines for simulation orchestration, regression testing, and performance data analysis

  7. Experience with GPU, machine learning, multi-threaded programming paradigm

  8. Experience with high-level synthesis, power-performance-area trade-off analysis, or PPA-driven microarchitectural optimization

Public Compensation:

$178,000/year to $250,000/year + bonus + equity + benefits

Industry: Internet

Equal Opportunity:

Meta is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics. We also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law. Meta participates in the E-Verify program in certain locations, as required by law. Please note that Meta may leverage artificial intelligence and machine learning technologies in connection with applications for employment.

Meta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at [email protected].

You've read the whole posting — now see how you match it.