Design Implementation Engineer
San Jose, CAFull-time$122–195K/yrSeen 5 days agoSeen in employer's feed 5 days ago
Most applications go out cold — see where you stand first. No sign-up to start.
Watch jobs like this. New roles like this one near San Jose, CA, by email.
Don't just apply. Show up ready.
Olive works from this exact posting.
At a glance
Olive lists jobs from US employers, including remote roles you can work from the United States.
Job overview
The Design Implementation Engineer performs ASIC and SoC design implementation, focusing on place and route, timing closure, and physical verification. The role includes applying Broadcom’s design methodology, meeting PPA metrics, conducting equivalence checks and static timing analysis, optimizing power, and implementing timing and functional ECOs. Candidates may have primary expertise in place and route or timing. The position requires substantial related experience and hands-on ASIC/SoC design tool experience.
Skills & qualifications
Skills
Qualifications
Benefits
Full job description
USA-CA San Jose Innovation Drive
USA-Allentown-1110 American Parkway NE
USA-Colorado-Fort Collins-4380 Ziegler Road
USA-CO Broomfield
Full time
R027424
Please Note:
1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)
2. If you already have a Candidate Account, please Sign-In before you apply.
Job Description:
The candidate would be required to work on Design Implementation activities related to place and route and/ or timing closure – floor-planning, partitioning, placement, clock tree synthesis, route, timing analysis, timing closure, physical verification (LVS/DRC). Should be able drive tools and methodologies to achieve desired PPA metrics. Candidate would also be required to do equivalence checks, STA, Timing closure and power optimization. Should be able to implement timing and functional ECOs.
In this role, the candidate will apply Broadcom's proven design methodology and milestone flow to meet Broadcom's rigorous criteria for achieving Right-first time silicon.
Primary expertise in place and route and/ or timing (constraints, STA) can be considered for this position.
Requirements:
-
Extremely proficient in design implementation activities both at block and SoC level.
-
Well experienced in floor-planning, partitioning, placement, clock tree synthesis, route and physical verification and/ or constraints development, constraints validation, timing analysis and closure.
-
Experience with formal verification, timing analysis and Eco implementation.
-
Experience with tools such as Primetime, ICC2, Innovus, Caliber, LEC, PrimeTime etc is highly desirable.
-
Full chip tapeout experience based on 7nm and lower technologies is highly preferred.
-
Good problem solver.
-
Self starter who can work independently.
-
Experienced in working in a global team and dynamic environment.
-
Ability to learn and adapt to new tools and methodologies on the fly.
-
Excellent communication skills.
-
Hands on experience with timing analysis and place and route tools for ASIC/ SoC Design is a must.
-
Should have worked on tape out of at least 1-2 ASIC's in 7nm or lower technologies
Education and Experience required:
- BS in Electrical Engineering/ Computer Engineering or related field and 8+ years of related experience or an MS in Electrical Engineering/ Computer Engineering or related field and 6+ years of related experience.
Compensation and Benefits
The annual base salary range for this position is USD 121,900.00 To USD 195,000.00
As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.
Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.
Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.
If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
Welcome! Thank you for your interest in Broadcom!
We are a global technology leader that designs, develops and supplies a broad range of semiconductor and infrastructure software solutions.
For more information please visit our video library (http://www.broadcom.com/videos) and check out our Connected by Broadcom (https://www.broadcom.com/support/resources/video-webinar-library?channel=5c9658f7c1d34eca91c6cc16178e5b1b&video=7d72b04ea50046a394e682fab640ce20) series.
Follow us on Linked In Broadcom Inc (https://www.linkedin.com/company/broadcom) .
Similar jobs, posted recently
Open roles like this one, listed in the last 30 days.
ASIC Engineer, ImplementationMeta · Sunnyvale, CA · $178–250K/yr
Principal ASIC Design EngineerMicron Technology, Inc. · San Jose, CA · $186–407K/yr
ASIC Physical Design Principal EngineerCisco · San Jose, CA (Hybrid) · $251–363K/yrPosted 3 days agoPosted 3 days ago
Sr. Principal IC Digital Flow AECadence Design Systems, Inc. · San Jose, CA · $148–276K/yr
Physcial Design EngineerArrow Electronics · San Jose, CA
You've read the whole posting — now see how you match it.