Cadence Design Systems, Inc. logo

Principal Product Engineer

Cadence Design Systems, Inc.

Austin, TXFull-timeSeen 2w agoSeen in employer's feed 1 day ago

Most applications go out cold — see where you stand first. No sign-up to start.

Watch jobs like this.

At a glance

Compensation
No compensation found
Location
Austin, TX
Schedule
Full-time
Work Authorization
Not specified

Olive lists jobs from US employers, including remote roles you can work from the United States.

Requirements

Credentials this posting asks for.

Bachelor's degree

Job overview

The role is a Principal Product Engineer in Cadence's Digital and Signoff Group, responsible for providing technical place and route expertise, supporting products, debugging customer issues, running benchmarks, and developing flows for advanced chip design platforms.

Skills & qualifications

RequiredNice to have

Skills

ASIC DesignTiming ClosurePPA OptimizationVLSI Physical DesignTiming AnalysisRTL SynthesisPlacement OptimizationClock Tree SynthesisRouting OptimizationSilicon SignoffHierarchical DesignLow Power DesignPerlTclShell ScriptingStrong CommunicationStrong AnalysisEnergetic Team Player

Qualifications

MS in EE With 5+ Years Experience or BS in EE With 8+ Years Experience

Full job description

AUSTIN

Full time

R56406

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

This opportunity is for a Product Engineer in the Digital and Signoff Group (DSG) at Cadence. The Cadence Digital and Signoff Group will offer you a dynamic environment in which you will work with innovative R&D and Customer Engagement teams to influence the development of software tools for advanced chip design platforms. As Product Engineer, you will be a source of technical place and route expertise to Cadence customers and to R&D.

You are a motivated and energetic engineer with a deep understanding of ASIC design methodologies and of every stage of the RTL to GDSII flow.You have proven hands-on experience with timing closure and PPA optimization at 16nm and below nodes.You combine your deep understanding with strong analysis skills to debug customer problems and propose solutions, with an organized and coherent approach.You are an excellent communicator.

Position Responsibilities:Support Cadence products in the Digital and Signoff team.Track and debug customer issues and work with R&D and release team on issue resolution.Run design benchmarks and develop flows and solutions.

Position Requirements:MS in EE with 5+ years of experience in Digital Implementation, either as a design engineer or as a product engineer

Or BS in EE with 8+ years of experience in Digital Implementation, either as a design engineer or as a product engineerStrong understanding of VLSI physical design and timing analysis; familiarity with digital implementation challenges including RTL synthesis, placement optimization, clock tree synthesis, routing optimization and silicon signoff.Experience with industry standard EDA tools in Synthesis, Physical design and Signoff at 16nm and below nodes.Exposure to, and solid understanding of, hierarchical design methodologies and low power designEnergetic team player with a passion for problem solvingStrong analysis skills with a track record to prove itStrong communication skills (verbal and written)Automation skills using Perl, Tcl and shell scripting

We’re doing work that matters. Help us solve what others can’t.

Additional Jobs (https://cadence.wd1.myworkdayjobs.com/addl\_jobs)

Equal Employment Opportunity Policy:

Cadence is committed to equal employment opportunity throughout all levels of the organization.

We welcome your interest in the company and want to make sure our job site is accessible to all. If you experience difficulty using this site or to request a reasonable accommodation, please contact [email protected].

Privacy Policy:

Job Applicant If you are a job seeker creating a profile using our careers website, please see the privacy policy(opens in a new tab) (https://www.cadence.com/en\_US/home/privacy/privacy-policy.html) .

E-Verify Cadence participates in the

E-Verify program in certain U.S. locations as required by law. Download More Information on E-Verify (64K) (https://www.cadence.com/content/dam/cadence-www/global/en\_US/documents/company/careers/e-verify-participation-poster.pdf)

Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences.

Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For. 
 Our shared passion for solving the world’s toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence.

Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.

Cadence is committed to creating a diverse environment and is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.

Similar jobs, posted recently

Open roles like this one, listed in the last 30 days.

You've read the whole posting — now see how you match it.