ASIC Design Engineer Intern
Sunnyvale, CAInternship$6,660–12,014/moSeen 1w agoSeen in employer's feed 5 days ago
Most applications go out cold — see where you stand first. No sign-up to start.
Watch jobs like this. New roles like this one near Sunnyvale, CA, by email.
Don't just apply. Show up ready.
Olive works from this exact posting.
At a glance
Olive lists jobs from US employers, including remote roles you can work from the United States.
Job overview
Meta seeks an ASIC Design Engineer Intern for its Infrastructure organization to help build accelerators for data-center workloads. The intern will participate in ASIC design and verification, including work on advanced IPs using state-of-the-art tools, alongside experienced ASIC engineers. The internship lasts 12 weeks.
Skills & qualifications
Skills
Qualifications
Full job description
Summary:
Meta is seeking an ASIC Design Engineer Intern to join our Infrastructure organization. Our servers and data centers are the foundation upon which our rapidly scaling infrastructure efficiently operates and upon which our innovative services are delivered. By holding this role, you will be an integral member of an ASIC team to build accelerators for some of our top workloads enabling our data centers to scale efficiently. You will have an opportunity to participate in design and verification of advanced IPs using state of the art tools. Come work and learn alongside our expert ASIC engineers to build “Green” data center accelerators.This is a 12 week internship.
Required Skills:
ASIC Design Engineer Intern Responsibilities:
-
Participate in Micro-architecture, Design, and Verification reviews and provide feedback
-
Design and develop RTL or HLS code for some of the IPs
-
Analyze designs and enhance PPA (Power, Performance, Area)
-
Support and develop Verification Infrastructure, analyze and improve Verification Coverage
-
Support Simulation accelerators and post-Silicon validation
Minimum Qualifications:
Minimum Qualifications:
-
Currently has, or is in the process of obtaining, a Bachelor's degree in Electrical Engineering, Computer Engineering or related engineering fields
-
Knowledge of Verilog or System Verilog or HLS
-
Knowledge of Computer Architecture and Logic Design fundamentals
-
Must obtain work authorization in country of employment at the time of hire, and maintain ongoing work authorization during employment
-
Intent to return to full-time degree program after completion of the internship
Preferred Qualifications:
Preferred Qualifications:
-
Currently has, or is in the process of obtaining, a Masters or PhD degree in Electrical Engineering, Computer Engineering or related engineering fields
-
Experience with Lint, Synthesis, Formal or Physical Design tools
-
Scripting capability with Python or Perl
-
Experience with High Performance Computing
-
Experience with Digital Signal Processing Techniques
-
Creativity and problem solving capabilities
Public Compensation:
$6,660/month to $12,014/month + benefits
Industry: Internet
Equal Opportunity:
Meta is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics. We also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law. Meta participates in the E-Verify program in certain locations, as required by law. Please note that Meta may leverage artificial intelligence and machine learning technologies in connection with applications for employment.
Meta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at [email protected].
How this job compares
Set against the 969 open Hardware Engineering jobs on Olive Jobs, counted October 27, 2026.
- Pay
- This posting$6,660–12,014/mo
- California median$172–245K/yr230 salary ranges
- California median$38–51/hr37 hourly ranges
- Openings
- Olive Jobs lists 347 open Hardware Engineering jobs in California and 969 across the US. Under 1% of them nationwide are listed as remote or flexible.
- Hiring the most in California
- Apple35 open
- Cisco32 open
- Anduril Industries24 open
- Experience
- Hardware Engineering postings that state a minimum ask for 6 years of experience at the median; the middle half ask for 3 to 10 years (659 postings).
- Education
- 355 of the 969 open Hardware Engineering jobs (37%) ask for a bachelor's degree or higher.
Counted across the open, public US postings on Olive Jobs on October 27, 2026. Pay medians are the middle values of the low ends and of the high ends of postings that list both ends of a range in the same cadence (a yearly salary or an hourly rate); a range's midpoint is halfway between its ends. Pay and experience figures resting on fewer than 20 postings are left out.
Similar jobs, posted recently
Open roles like this one, listed in the last 30 days.
- ASIC Engineer InternHPE · Sunnyvale, CA · $35–46/hrPosted 2w agoPosted 2w ago
ASIC Engineering Intern, Design Verification (Silicon Engineering)Meta · Sunnyvale, CA · $6,660–12,014/mo
ASIC Engineer Intern, Summer 2027Amazon · Sunnyvale, CA · $119K/yrDesign Verification InternQuadric · Burlingame, CA · $50–57/hrPosted 3 days agoPosted 3 days ago
Digital Design Verification Engineering InternTexas Instruments · Santa Clara, CA · $31–45/hr
You've read the whole posting — now see how you match it.