Wireless SOC Design Verification Engineer
Irvine, CAJobSeen todaySeen in employer's feed today
Most applications go out cold — see where you stand first. No sign-up to start.
Watch jobs like this. New roles like this one near Irvine, CA, by email.
Don't just apply. Show up ready.
Olive works from this exact posting.
At a glance
Olive lists jobs from US employers, including remote roles you can work from the United States.
Requirements
Credentials this posting asks for.
Job overview
Apple seeks a Wireless SOC Verification Engineer to own verification scope for its N1 wireless chip, beginning with a block or feature and expanding toward subsystem and SOC integration. The engineer works across power management, CPU, debug, PCIe, bus fabric, boot sequencing, and peripherals, primarily through simulation, with exposure to formal verification. The role also includes UPF power-intent verification and applying AI-assisted tools to verification work.
Skills & qualifications
Skills
Qualifications
Full job description
Role Number: 200690900-1697
Summary
Apple’s N1 wireless chip powers connectivity across every new iPhone — and its successor is already taking shape. As a Wireless SOC Verification Engineer, you’ll own your verification scope end-to-end — starting with a well-defined block or feature and growing in scope and complexity as you do. Over time, you’ll build depth in the IPs you know best and breadth across others, from block-level verification up toward subsystem and SOC integration.
Description
You’ll own verification for your scope — with a mentor’s guidance as you build toward full ownership — on a chip that ships in every new iPhone, starting with a block or feature sized to where you are and expanding from there. You’ll work across the Power Management Unit, the CPU subsystem, on-chip debug infrastructure, PCIe, bus fabric, boot and secure-boot sequencing, and peripherals like SPI and UART — primarily through simulation, with exposure to formal verification as you grow. Low-power is part of the picture too: you’ll get hands-on with power intent verification using UPF within your scope. AI is reshaping how the team works, and you’ll help apply AI-assisted tools for test generation, debug, or verification closure as part of your day-to-day.
Minimum Qualifications
-
Minimum requirement of a bachelors degree.
-
Strong academic record (GPA).
-
Proficiency in SystemVerilog.
-
Strong analytical thinking and problem-solving skills.
Preferred Qualifications
-
Familiarity with UVM methodology.
-
Exposure to PCIe, Bus Fabric, NOC, AHB, AXI-based bus architectures in a UVM environment.
-
Experience verifying IP or top-level integration for a WiFi or Bluetooth SOC.
-
Experience with Formal Verification.
-
In-depth knowledge and experience working with low power design, UPF integration, boot-up, power-cycling, HW/FW interaction verification.
-
Should be a great teammate with excellent communication skills and the desire to seek diverse challenges.
Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.
You've read the whole posting — now see how you match it.