
Senior Mask Layout Design Engineer
Hsinchu, Hsinchu City, Taiwan · HybridFull-timePosted 5 days agoStill listed 5 days ago
Most applications go out cold — see where you stand first. No sign-up to start.
Watch jobs like this. New roles like this one near Hsinchu, Hsinchu City, by email.
Don't just apply. Show up ready.
Olive works from this exact posting.
At a glance
Olive lists jobs from US employers, including remote roles you can work from the United States.
Requirements
Credentials this posting asks for.
Job overview
NVIDIA seeks a Senior Mask Layout Design Engineer to join a diverse group handling high-speed mixed-signal circuit designs, performing physical layout, floor planning, and verification in sub-micron CMOS technologies using Cadence tools.
Skills & qualifications
Skills
Qualifications
Full job description
We are looking for a Senior Mask Layout Design Engineer – someone who is excited to join a growing group of diverse individuals responsible for handling challenging high-speed mixed-signal circuit designs.
NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities that are hard to solve, that only we can pursue, and that matter to the world. This is our life’s work, to amplify human creativity and intelligence.
What you'll be doing:
-
Perform physical layout for mixed-signal functions like PLL's, high speed I/O circuits, general I/O's, ESD structures designs in state-of-the-art sub-micron CMOS technologies using Cadence tools.
-
You will work with ASIC and mixed-signal engineers to customize designs for integration in VLSI products.
-
Job duties will include floor planning, custom layout and verifying against design rules and schematics.
What we need to see:
-
BSEE or equivalent experience
-
Minimum of 5+ years of relevant mask design / layout experience
-
Deep understanding of analog circuit layout concepts in submicron CMOS technologies; You are an expert with Cadence custom circuit design tools - particularly virtuoso.
-
Experience running and debugging DRC and LVS with verification tools such as Dracula, Hercules, Calibre, Primeyield
-
You are able to communicate in spoken and written English. Work effectively in a team, good communication skills, enthusiasm and positive energy.
-
Proficiency in scripting languages like perl, python, skill, etc. ;
-
Knowledge of DRC and LVS checking flows, ability to customize DRC and LVS decks.
We are an equal opportunity employer and value diversity at our company. We do not discriminate on the basis of race, religion, color, national origin, gender, sexual orientation, age, marital status, veteran status, or disability status.
#LI-Hybrid
Similar jobs, posted recently
Open roles like this one, listed in the last 30 days.
Senior Mask Design Engineer – HardwareNVIDIA · Hsinchu, Hsinchu City, TaiwanPosted 3w agoPosted 3w ago
Senior Design for Manufacturing Mechanical EngineerNVIDIA · Hsinchu, Hsinchu City, TaiwanPosted 1w agoPosted 1w ago
Senior Mixed Signal Circuit Design EngineerNVIDIA · Hsinchu, Hsinchu City, TaiwanPosted 1w agoPosted 1w ago
Senior Packaging Technical Engineer - HardwareNVIDIA · Hsinchu, Taiwan, TaiwanPosted 3w agoPosted 3w ago
Senior Design Verification Engineer - PCIENVIDIA · Taipei City, TaiwanPosted 2w agoPosted 2w ago
You've read the whole posting — now see how you match it.