Neuralink logo

Digital IC Design Engineer

Neuralink

Austin, TXFull-time$116–234K/yrPosted 3y agoStill listed 2 days ago

Most applications go out cold — see where you stand first. No sign-up to start.

Watch jobs like this.

At a glance

Compensation
$116–234K/yr
Location
Austin, TX
Schedule
Full-time
Work Authorization
Not specified

Olive lists jobs from US employers, including remote roles you can work from the United States.

Requirements

Credentials this posting asks for.

Bachelor's degree

Job overview

Neuralink is hiring a Digital IC Design Engineer. Neuralink seeks a Digital IC Design Engineer to deliver micro-architecture and RTL implementation of low‑power digital signal processors, general‑purpose accelerators, GPUs, radio MAC/PHY, and serial link MAC/PHY, while optimizing hardware/software interfaces and system performance for brain‑computer interfaces.

Key focus areas include Design micro-architecture and RTL implementation of low-power digital signal processors, Develop low-power general-purpose hardware accelerators, and Create low-power graphics processing units.

Successful candidates bring Bachelor Of Science In Electrical Engineering And/or Computer Science Or Related Field, Exceptional Ability In Electrical Engineering, Computer Science, Or Computer Engineering, and 5+ Years Digital Design Experience. Important skills include Micro-architecture Design, RTL Implementation, Verilog, C/C++, Python, and Complex Digital Systems Design. Preferred (not required): Low-power Digital Signal Processors, Low-power General-purpose Hardware Accelerators, Low-power Graphics Processing Units, and Low-power Radio MAC/PHY.

Skills & qualifications

RequiredNice to have

Skills

Micro-Architecture DesignRTL ImplementationVerilogC/C++PythonComplex Digital Systems DesignDigital Signal Processing Pipelines DesignLow-Power Digital Signal ProcessorsLow-Power General-Purpose Hardware AcceleratorsLow-Power Graphics Processing UnitsLow-Power Radio MAC/PHYLow-Power Serial Link MAC/PHYHardware/Software Interface DesignApplication-Specific Architecture OptimizationComplex System ModelingWorkload Analysis and ModelingEnergy/Performance Profiling and AnalysisArchitecture-Level Design Trade-OffsBalancing Cost and PerformanceSilicon Bring-Up TestsArchitecture Optimization With Process Technology CustomizationVerification of Complex Digital SystemsTesting and Debugging Digital System-on-a-ChipsFunctional ModelingLogic VerificationSystemC/C++Automating Tool FlowsEmbedded DesignProcessor Instruction Set Architecture DesignCompiler Back-End Design and Customization

Qualifications

Bachelor of Science in Electrical Engineering and/or Computer Science or Related FieldExceptional Ability in Electrical Engineering, Computer Science, or Computer Engineering5+ Years Digital Design ExperienceProduct Development Experience in Micro-Architecture Design for Low-Power ProcessorsProduct Development Experience in on-Chip Bus and Network InterfacesProduct Development Experience in Audio/Video Compression ProcessorsProduct Development Experience in AI/ML AcceleratorsProduct Development Experience in Communication PHY/MAC

Benefits

Medical Insurance
Dental Insurance
Vision Insurance
401(k) Match
Parental Leave
Paid Time Off

Full job description

About Neuralink:

We are creating devices that enable a bi-directional interface with the brain. These devices allow us to restore movement to the paralyzed, restore sight to the blind, and revolutionize how humans interact with their digital world.

Team Description:

The Brain Interfaces Soc Department delivers chip architecture and silicon implementation of neural recording and stimulation system-on-chip (SoC) for high-bandwidth brain-machine interface applications. We have crafted a team of exceptional engineers whose mission is to push the frontiers of what is possible today and define the future.

Job Description & Responsibilities:

Our Digital IC Design Engineer will be responsible for delivering micro-architecture and register-transfer level (RTL) implementation of digital IPs and systems with a focus in high-throughput low-power digital signal processor (DSP) and general-purpose hardware accelerators towards realizing state-of-the-art brain-computer interfaces. Relevant product development experience in micro-architecture design for low-power processors, on-chip bus and network interfaces, audio/video compression processors, AI/ML accelerators, and communication PHY/MAC will be preferred.

  • Micro-architecture design and RTL implementation of:

  • Low-power digital signal processors

  • Low-power general-purpose hardware accelerators

  • Low-power graphics processing units

  • Low-power radio MAC/PHY

  • Low-power serial link MAC/PHY

  • Design and optimization of hardware/software interface with firmware engineers

  • Application-specific architecture optimization including:

  • Complex system modeling for energy and performance benchmarks

  • Workload analysis and modeling

  • Energy/performance profiling and analysis

  • Leveraging architecture-level design trade-offs with process technology and workload type

  • Balancing cost and performance under manufacturing process variation

  • Collaboration on silicon bring-up tests with verification engineers Required Qualifications:

  • Bachelor of Science (B.S.) degree in Electrical Engineering and/or Computer Science or a related field, or equivalent experience

  • Evidence of exceptional ability in electrical engineering, computer science, or computer engineering

  • 5+ years of experience in digital design

  • Expertise in SystemVerilog, C/C++, Python

  • Experience working on complex digital systems from architecture, microarchitecture, and RTL, using industry standard tools

  • Experience in designing digital signal processing pipelines, from algorithm to RTL Preferred Qualifications:

  • Experience in architecture optimization with process technology customization

  • Experience in the verification of complex digital systems, using industry standard tools

  • Experience in the physical design of complex digital systems, using industry standard tools

  • Experience testing and debugging digital system-on-a-chips

  • Functional modeling experience and logic verification with SystemVerilog, SystemC/C++

  • Experience automating tool flows

  • Experience with embedded design

  • Experience in processor instruction set architecture design

  • Experience in compiler back-end design and customization Expected Compensation:

The anticipated base salary for this position is expected to be within the following range. Your actual base pay will be determined by your job-related skills, experience, and relevant education or training. We also believe in aligning our employees’ success with the company's long-term growth. As such, in addition to base salary, Neuralink offers equity compensation (in the form of Restricted Stock Units (RSU)) for all full-time employees.

Base Salary Range: $116,000 — $233,800 USD What We Offer:

Full-time employees are eligible for the following benefits listed below.

  • An opportunity to change the world and work with some of the smartest and most talented experts from different fields
  • Growth potential; we rapidly advance team members who have an outsized impact
  • Excellent medical, dental, and vision insurance through a PPO plan
  • Paid holidays
  • Commuter benefits
  • Meals provided
  • Equity (RSUs) *Temporary Employees & Interns excluded
  • 401(k) plan *Interns initially excluded until they work 1,000 hours
  • Parental leave *Temporary Employees & Interns excluded
  • Flexible time off *Temporary Employees & Interns excluded

Similar jobs, posted recently

Open roles like this one, listed in the last 30 days.

You've read the whole posting — now see how you match it.