Technical Lead, Infrastructure Silicon Validation
Sunnyvale, CAJob$212–294K/yrSeen 2mo agoSeen in employer's feed 2 days ago
Most applications go out cold — see where you stand first. No sign-up to start.
Watch jobs like this. New roles like this one near Sunnyvale, CA, by email.
Don't just apply. Show up ready.
Olive works from this exact posting.
At a glance
Olive lists jobs from US employers, including remote roles you can work from the United States.
Job overview
Meta's Infrastructure Silicon organization seeks a Technical Lead to own pre- and post-silicon bring-up, validation, and qualification for custom data center ASICs. The role sets validation direction, leads cross-functional work across design, architecture, and systems engineering, and ensures reliability, performance, and correctness before and after deployment. It also guides validation strategy, debug, automation, and infrastructure roadmaps.
Skills & qualifications
Skills
Qualifications
Full job description
Summary:
Meta's Infrastructure Silicon organization is seeking a Technical Lead for Silicon Validation to own and drive pre-silicon and post-silicon bring-up, validation, and qualification for custom silicon powering Meta's data center fleet. In this role, you will define the technical direction for validation methodologies, lead cross-functional efforts spanning design, architecture, and systems engineering, and ensure that Meta's infrastructure ASICs meet the highest standards of reliability, performance, and correctness before and after deployment at scale.
Required Skills:
Technical Lead, Infrastructure Silicon Validation Responsibilities:
-
Own and lead pre-silicon and post-silicon bring-up, validation, and qualification activities across the full product lifecycle, from test planning and emulation through characterization and fleet deployment
-
Architect and drive development of scalable validation frameworks, diagnostic toolsets, and automation infrastructure targeting custom infrastructure ASICs
-
Lead root-cause analysis and resolution of complex silicon failures across pre-silicon simulation, emulation, and post-silicon environments, driving systematic debug methodologies across teams
-
Provide technical direction on validation coverage, test content prioritization, and silicon readiness criteria to ensure successful tape-out and productization milestones
-
Collaborate with ASIC design, architecture, and systems engineering teams to influence next-generation silicon design decisions based on validation findings and fleet production insights
-
Establish and enforce validation best practices, coverage metrics, and quality gates across the silicon development organization
-
Drive technical alignment across internal and external partners, including foundry, IP vendors, and platform teams, to resolve silicon-level issues and accelerate bring-up timelines
-
Mentor and provide technical guidance to other engineers across the validation organization, elevating team-wide capability in silicon debug, test automation, and characterization
-
Translate production fleet data and system-level use cases into actionable validation requirements and regression coverage improvements
-
Define long-term roadmaps for validation infrastructure and tooling to support Meta's growing portfolio of custom data center silicon
Minimum Qualifications:
Minimum Qualifications:
-
Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
-
12+ years of experience in ASIC pre- and post-silicon validation, including silicon bring-up, characterization, and productization for data center or high-performance computing applications
-
12+ years of experience with silicon debug, failure analysis, and root-cause methodologies across simulation, emulation, and physical silicon environments
-
Experience defining and leading organization-wide validation strategy, coverage planning, and test automation architecture for complex ASIC programs
-
Experience with Python, C, or C++ for developing validation frameworks, diagnostic tools, and test automation infrastructure
-
Experience collaborating across ASIC design, architecture, systems engineering, and external partners throughout the silicon development lifecycle
Preferred Qualifications:
Preferred Qualifications:
-
Experience with post-silicon bring-up, validation, and debug
-
Experience with RDMA, DPDK, or host driver development as it relates to silicon validation and performance characterization
-
Prior experience and expertise with networking and NIC products
-
Experience with high-speed interconnect and memory subsystem validation, including PCIe, Ethernet, DRAM (DDR4/5, HBM), or NVMe/Flash domains
-
Experience with data center systems management, bare-metal Linux environments, and fleet-scale silicon deployment and monitoring
-
Experience with emulation and FPGA-based platforms for pre-silicon test content development, coverage closure, and early bring-up enablement
Public Compensation:
$212,000/year to $294,000/year + bonus + equity + benefits
Industry: Internet
Equal Opportunity:
Meta is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics. We also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law. Meta participates in the E-Verify program in certain locations, as required by law. Please note that Meta may leverage artificial intelligence and machine learning technologies in connection with applications for employment.
Meta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at [email protected].
Similar jobs, posted recently
Open roles like this one, listed in the last 30 days.
Senior Technical Program Manager – Silicon Co-DesignNVIDIA · Santa Clara, CA (Hybrid) · $200–322K/yrPosted 4w agoPosted 4w agoManager, Quantum Systems ValidationPsiQuantum · Milpitas, CA · $182–214K/yrPosted 1w agoPosted 1w ago
Silicon Operations Program ManagerEtched · San Jose, CAPosted 2w agoPosted 2w ago
Senior Silicon Circuit Co-Design EngineerNVIDIA · Santa Clara, CA · $168–265K/yrPosted 3w agoPosted 3w ago
Senior DFT Engineer - Post SiliconNVIDIA · Santa Clara, CA (Hybrid) · $168–311K/yrPosted 1w agoPosted 1w ago
You've read the whole posting — now see how you match it.