RTL Design Engineer
San Jose, CAFull-time$150–275K/yrPosted 1y agoStill listed 4 days ago
Most applications go out cold — see where you stand first. No sign-up to start.
Watch jobs like this. New roles like this one near San Jose, CA, by email.
Don't just apply. Show up ready.
Olive works from this exact posting.
At a glance
Olive lists jobs from US employers, including remote roles you can work from the United States.
Job overview
Etched is hiring a RTL Design Engineer. Etched is building hardware for frontier intelligence, co‑designing chips, racks, software and manufacturing to deliver high‑throughput AI inference. The RTL Design Engineer will develop verification strategies, implement floating‑point blocks, and ensure timing and area constraints are met while learning quickly in a fast‑paced, autonomous environment.
Key focus areas include Develop and implement design verification strategies for ASIC designs, Implement a block to efficiently compute floating point math operators, and Provide feedback to the micro‑architecture team to ensure timing and area constraints are met.
Successful candidates bring 5 Years Work Experience In RTL Development and Willing To Start Quickly. Important skills include RTL Design, High-Speed Digital Logic, Verification, Writing Test Benches, Learn Quickly, and RTL Development. Preferred (not required): PCIe, Ethernet, HBM Technologies, and Modern ML And LLM Model Architectures.
Skills & qualifications
Skills
Qualifications
Benefits
Full job description
About Etched
Etched is building hardware for frontier intelligence. We co-design chips, racks, software, and manufacturing to deliver best-in-class throughput and latency across both prefill and decode workloads. Our first products are heavily focused on inference . Backed by hundreds of millions from top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure layer for the fastest growing industry in history.
Job Summary
As an RTL Engineer at Etched, you will be critical in ensuring that our AI chips operate correctly and efficiently. You will develop and implement design verification strategies for both our existing and upcoming ASIC designs.
In this role, you will work closely with state-of-the-art architectures for machine learning. You do not need to have experience working with these yet, but you will be willing and able to learn quickly. You will work in a fast-paced environment with a high degree of autonomy, and be responsible for a key part of Etched’s success.
Representative projects
-
Implement a block to efficiently compute floating point math operators
-
Provide feedback to the uArch team to make sure blocks meet timing and area constraints
You may be a good fit if you
-
At least 5 years of work experience in RTL development.
-
Experience with high-speed digital logic.
-
Proficiency in standard RTL design and synthesis tools
-
Familiarity with verification work and writing test benches
-
Are able to learn quickly about transformers and other aspects of modern artificial intelligence
-
Willing to start quickly
Strong candidates may also have experience with (Nice-to-have qualifications)
-
Experience with PCIe, Ethernet, or HBM technologies
-
Familiarity with modern ML and LLM model architectures.
-
Familiarity with numerical representations and functions
-
Ability to program with Python or another scripting language
We encourage you to apply even if you do not believe you meet every single qualification.
Benefits
-
Medical, dental, and vision packages with generous premium coverage
-
$500 per month credit for waiving medical benefits
-
Housing subsidy of $2k per month for those living within walking distance of the office
-
Relocation support for those moving to San Jose (Santana Row)
-
Various wellness benefits covering fitness, mental health, and more
-
Daily lunch + dinner in our office
-
Unlimited compute budget subject to ROI justification
How we’re different:
Etched believes in the Bitter Lesson . We are the first inference-focused frontier AI system. Our addressable market is the entirety of inference, unlike many of our competitors.
We are a fully in-person team in San Jose (Santana Row), and greatly value engineering skills. We do not have boundaries between engineering and research, and we expect all of our technical staff to contribute to both and work across disciplines as needed.
Similar jobs, posted recently
Open roles like this one, listed in the last 30 days.
Principal RTL Design Engineer, IO & Memory SystemsSambaNova · San Jose, CA · $180–255K/yrPosted 3w agoPosted 3w ago
Senior ASIC RTL Design Engineer, AI HardwareCerebras · Sunnyvale, CA (Hybrid) · $200–290K/yrPosted 2 days agoPosted 2 days ago
Senior Full-Chip RTL Integration EngineerNVIDIA · Santa Clara, CA (Hybrid) · $168–311K/yrPosted 3 days agoPosted 3 days ago
Senior DFT Logic Design EngineerIntel · Phoenix, AZ (Hybrid) · $142–269K/yrPosted 3w agoPosted 3w ago
GPU Logic Design EngineerIntel · Santa Clara, CA (Hybrid) · $106–200K/yrPosted 1w agoPosted 1w ago
You've read the whole posting — now see how you match it.