
Verification Engineer 3- #26-21752
SANTA CLARA, CAContract$80–85/hrSeen 3w agoSeen in employer's feed 2 days ago
Most applications go out cold — see where you stand first. No sign-up to start.
Watch jobs like this. New roles like this one near SANTA CLARA, CA, by email.
Don't just apply. Show up ready.
Olive works from this exact posting.
At a glance
Olive lists jobs from US employers, including remote roles you can work from the United States.
Job overview
The Verification Engineer will participate in functional verification of ASIC and IP blocks, collaborate with design and verification engineers, document and execute test plans, adopt industry verification methodologies, and apply hardware modeling and assertion‑based verification methods.
Skills & qualifications
Skills
Qualifications
Full job description
$80-$85 per hour
SANTA CLARA, CA
Contract
Duration: 12+ Months
-
Participate in the functional verification of a block(s) of complex ASICs and/or IP cores for a combined CPU/GPU development effort.
-
Be part of a team of design and verification engineers, working closely with other team members to understand and verify the functionality of a given design element within the context of the block, chip and overall system.
-
Be responsible for carefully documenting and executing test plan(s) consisting of directed and constrained-random tests to be run during simulation.
-
Be expected to adopt the evolving verification methodologies used in the industry to functionally verify increasingly more complex SoC designs within aggressive, market-driven schedules, and work within the existing verification infrastructure on currently active projects.
-
Be familiar with hardware modeling and/or assertion-based verification methods.
EXPERIENCE AND EDUCATION:
-
5-7 years of proven verification experience on large ASIC development projects or software/firmware experience in a hardware development setting.
-
Strong background in C/C++ development in a Linux Environment.
-
Strong debug skills and experience with debug tools such as Gdb, Valgrind.
-
Proficient in Object Oriented programming, STL, computer architecture and data structures.
-
Knowledge of Perl and Makefiles.
-
Experience in Verilog/SystemVerilog/SystemC, preferred.
-
Experience in C/Verilog environment using DPI/PLI, preferred.
-
Strong analytical skills and attention to detail.
-
Excellent written and communication skills.
About US Tech Solutions:
US Tech Solutions is a global staff augmentation firm providing a wide range of talent on-demand and total workforce solutions. To know more about US Tech Solutions, please visit www.ustechsolutions.com .
US Tech Solutions is an Equal Opportunity Employer. All qualified applicants will receive consideration for employment without regard to race, colour, religion, sex, sexual orientation, gender identity, national origin, disability, or status as a protected veteran.
AI Statement : By applying, you acknowledge that AI-assisted tools may be used during hiring.
Similar jobs, posted recently
Open roles like this one, listed in the last 30 days.
Custom SOC IP Verification EngineerNVIDIA · Santa Clara, CA · $168–311K/yrPosted 2w agoPosted 2w ago
GPU Design Verification EngineerIntel · Santa Clara, CA (Hybrid) · $164–232K/yrPosted 5 days agoPosted 5 days ago
Senior ASIC Verification Engineer - GPUNVIDIA · Santa Clara, CA (Hybrid) · $136–219K/yrPosted 1w agoPosted 1w ago
ASIC Design Verification EngineerCisco · San Jose, CA · $168–245K/yrPosted 3w agoPosted 3w ago
Senior Memory Controller Verification EngineerNVIDIA · Santa Clara, CA (Hybrid) · $136–219K/yrPosted 3w agoPosted 3w ago
You've read the whole posting — now see how you match it.