
Senior ESD & Cryogenic Analog IC Design Engineer
Redmond, WAJobSeen todaySeen in employer's feed today
Most applications go out cold — see where you stand first. No sign-up to start.
Watch jobs like this. New roles like this one near Redmond, WA, by email.
Don't just apply. Show up ready.
Olive works from this exact posting.
At a glance
Olive lists jobs from US employers, including remote roles you can work from the United States.
Requirements
Credentials this posting asks for.
Job overview
The senior ESD & Cryogenic Analog IC Design Engineer will design and develop robust ESD protection architectures for advanced CMOS, BiCMOS, and mixed‑signal integrated circuits, create optimized protection circuits, perform simulations and validation testing, and collaborate with layout engineers to ensure compliance and reliability.
Skills & qualifications
Skills
Qualifications
Full job description
Job Description
Design and develop robust ESD protection architectures for advanced CMOS, BiCMOS, and mixed-signal ICs. Create and optimize: Input/output ESD protection circuits Power clamp structures Rail-based ESD networks CDM, HBM, and MM protection solutions Perform ESD device simulation and characterization using TCAD, SPICE, and reliability modeling tools. Conduct ESD qualification and validation testing including: Human Body Model (HBM) Charged Device Model (CDM) Transmission Line Pulse (TLP) Very Fast TLP (VF-TLP) Analyze failure mechanisms and root causes related to ESD events and electrical overstress (EOS). Develop protection strategies for sensitive analog, RF, mixed-signal, and quantum-control circuits. Evaluate ESD device behavior across process, voltage, temperature, and reliability corners. Partner closely with layout engineers to ensure ESD compliance and proper current-discharge paths. Support silicon debug, failure analysis, and reliability investigations.
Skills and Requirements
BS, MS, or PhD in Electrical Engineering, Physics, or a related discipline. 5+ years of semiconductor design experience. Strong expertise in: ESD protection design Reliability engineering Device physics Failure analysis Experience with: HBM CDM EOS Latch-up prevention TLP characterization Deep understanding of semiconductor device behavior and reliability mechanisms. Experience with CMOS process technologies and mixed-signal IC design flows. Experience with cryogenic electronics or ultra-low-temperature semiconductor operation. Background in: Quantum computing hardware Quantum control electronics Cryogenic ASIC development Superconducting systems Scientific instrumentation Familiarity with TCAD simulation tools such as Synopsys Sentaurus or Silvaco. Experience developing ESD protection for: High-speed interfaces Precision analog circuits RF systems Cryogenic readout electronics Published research or industry experience involving cryogenic device characterization.
We are a company committed to creating diverse and inclusive environments where people can bring their full, authentic selves to work every day. We are an equal employment opportunity/affirmative action employer that believes everyone matters. Qualified candidates will receive consideration for employment without regard to race, color, ethnicity, religion, sex (including pregnancy), sexual orientation, gender identity and expression, marital status, national origin, ancestry, genetic factors, age, disability, protected veteran status, military or uniformed service member status, or any other status or characteristic protected by applicable laws, regulations, and ordinances. If you need assistance and/or a reasonable accommodation due to a disability during the application or the recruiting process, please send a request to [email protected].
Similar jobs, posted recently
Open roles like this one, listed in the last 30 days.
Senior Sensor Fusion Engineer - Autonomous VehiclesNVIDIA · Santa Clara, CA · $184–357K/yrPosted 3w agoPosted 3w ago- Senior Design ManagerRowan · Remote · US · $150–185K/yrPosted 5 days agoPosted 5 days ago
Senior Propulsion Design Engineer (R4641)Shield AI · Seattle, WA · $130–200K/yrPosted 2w agoPosted 2w ago
Senior ASIC Design Verification Engineer - LPUNVIDIA · Santa Clara, CA (Hybrid) · $168–311K/yrPosted 1w agoPosted 1w ago
Senior Context Fusion AI Engineer - Autonomous VehiclesNVIDIA · Santa Clara, CA · $224–357K/yrPosted 2w agoPosted 2w ago
You've read the whole posting — now see how you match it.