
IC Verification Engineer
San Jose, CAJobSeen todaySeen in employer's feed today
Most applications go out cold — see where you stand first. No sign-up to start.
Watch jobs like this. New roles like this one near San Jose, CA, by email.
Don't just apply. Show up ready.
Olive works from this exact posting.
At a glance
Olive lists jobs from US employers, including remote roles you can work from the United States.
Job overview
The client seeks senior IC Verification Engineers with deep, hands‑on expertise in SystemVerilog and UVM, responsible for owning the full verification lifecycle from testbench architecture through ASIC‑cycle execution, including test planning, functional coverage, regression debugging, hardware debug, and documentation.
Skills & qualifications
Skills
Qualifications
Full job description
Job Description
A client of Insight Global is seeking senior IC Verification Engineers with deep, hands-on expertise in SystemVerilog and UVM. Candidates must have owned the verification lifecycle, including testbench architecture, test planning, functional coverage, regression debugging, hardware debug, and verification closure.
Responsibilities:
Architect scalable and reusable SystemVerilog/UVM testbenches
Develop verification strategies and test plans for block, core, and SoC features
Build constrained-random and pseudo-random tests
Develop functional coverage and drive verification to closure
Debug regression failures and address coverage gaps
Support hardware debug and full ASIC-cycle execution
Document verification environments, tests, and strategies
Collaborate with design and architecture teams
Skills and Requirements
10+ years of ASIC, SoC, core, or block-level design verification experience
Expert-level SystemVerilog and UVM
Experience architecting scalable, reusable UVM testbench environments
Strong verification planning, constrained-random testing, and functional coverage experience
Proven regression debugging, waveform analysis, and coverage-closure skills
Experience completing at least one full ASIC cycle from architecture through tapeout
Ability to independently lead verification for a core or major functional block
Strong teamwork, communication, coachability, and knowledge-sharing skills PCIe or another complex, multilayer protocol
Physical-layer or PHY verification experience
We are a company committed to creating diverse and inclusive environments where people can bring their full, authentic selves to work every day. We are an equal employment opportunity/affirmative action employer that believes everyone matters. Qualified candidates will receive consideration for employment without regard to race, color, ethnicity, religion, sex (including pregnancy), sexual orientation, gender identity and expression, marital status, national origin, ancestry, genetic factors, age, disability, protected veteran status, military or uniformed service member status, or any other status or characteristic protected by applicable laws, regulations, and ordinances. If you need assistance and/or a reasonable accommodation due to a disability during the application or the recruiting process, please send a request to [email protected].
Similar jobs, posted recently
Open roles like this one, listed in the last 30 days.
Custom SOC IP Verification EngineerNVIDIA · Santa Clara, CA · $168–311K/yrPosted 2w agoPosted 2w ago
SoC Verification EngineerIntel · Austin, TX (Hybrid) · $142–200K/yrPosted 1w agoPosted 1w ago
ASIC Design Verification EngineerCisco · San Jose, CA · $168–245K/yrPosted 3w agoPosted 3w ago
GPU Design Verification EngineerIntel · Santa Clara, CA (Hybrid) · $164–232K/yrPosted 5 days agoPosted 5 days ago
Senior Firmware Verification EngineerNVIDIA · Santa Clara, CA · $152–242K/yrPosted 1w agoPosted 1w ago
You've read the whole posting — now see how you match it.