Cisco logo

DFT Engineer - Cisco Silicon One

Cisco

Caesarea, Haifa District, Israel · HybridFull-timePosted todayStill listed today

Most applications go out cold — see where you stand first. No sign-up to start.

Watch jobs like this.

At a glance

Compensation
No compensation found
Location
Caesarea, Haifa District, IsraelHybrid
Schedule
Full-time
Work Authorization
Not specified

Olive lists jobs from US employers, including remote roles you can work from the United States.

Requirements

Credentials this posting asks for.

Bachelor's degree

Job overview

The Silicon One team at Cisco develops innovative hardware platforms for the AI era, creating DFT features and ensuring high‑quality, testable, manufacturable designs while collaborating across hardware groups throughout the silicon lifecycle.

Skills & qualifications

RequiredNice to have

Skills

DFTATPGScan CompressionMemory BISTSilicon DebugScan InsertionBoundary ScanCommunicationPresentationAttention to Detail

Qualifications

B.Sc. In Electrical Engineering or Related Field3+ Years Experience

Full job description

Meet The Team The Silicon One team creates innovative hardware platforms central to the AI era, powering Cisco’s core Switching, Routing, and Wireless products for organizations globally. Our innovations in silicon, optics, and hardware platforms are shaping the technology industry. We're a global team of creative experts, bringing our unique backgrounds and bold ideas to push boundaries and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able to think differently, experiment more, and work quickly. Join us to power the future of the digital world. Your Impact

  • Develop and implement DFT features to ensure high-quality, testable, and manufacturable designs.
  • Contribute to the full product cycle, from pre-silicon design to post-silicon debug and production qualification.
  • Collaboration across multiple hardware teams throughout the silicon lifecycle.
  • Implement ATPG, scan compression, and memory BIST techniques to improve test coverage and efficiency.
  • Lead debugging and root-cause analysis of silicon failures to improve yield and reliability.
  • Establish DFT methodologies and best practices to improve the efficiency of future designs.

Minimum Qualifications

  • B.Sc. in Electrical Engineering or a related field.
  • 3+ years of hands-on experience with one or more DFT domains, such as scan insertion, BIST, or boundary scan, silicon debug.
  • Experience with Automatic Test Pattern Generation (ATPG) methodologies.

Preferred Qualifications

  • Strong ability to establish and refine DFT methodologies from design phase to high-volume production.
  • Ability to quickly learn new concepts and adapt to evolving technologies.
  • Excellent communication and presentation skills.
  • Strong attention to detail and system-level understanding of networking and silicon solutions.

The Silicon One team creates innovative hardware platforms central to the AI era, powering Cisco’s core Switching, Routing, and Wireless products for organizations globally. Our innovations in silicon, optics, and hardware platforms are shaping the technology industry. We're a global team of creative experts, bringing our unique backgrounds and bold ideas to push boundaries and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able to think differently, experiment more, and work quickly. Join us to power the future of the digital world. Your Impact

  • Develop and implement DFT features to ensure high-quality, testable, and manufacturable designs.
  • Contribute to the full product cycle, from pre-silicon design to post-silicon debug and production qualification.
  • Collaboration across multiple hardware teams throughout the silicon lifecycle.
  • Implement ATPG, scan compression, and memory BIST techniques to improve test coverage and efficiency.
  • Lead debugging and root-cause analysis of silicon failures to improve yield and reliability.
  • Establish DFT methodologies and best practices to improve the efficiency of future designs.

Minimum Qualifications

  • B.Sc. in Electrical Engineering or a related field.
  • 3+ years of hands-on experience with one or more DFT domains, such as scan insertion, BIST, or boundary scan, silicon debug.
  • Experience with Automatic Test Pattern Generation (ATPG) methodologies.

Preferred Qualifications

  • Strong ability to establish and refine DFT methodologies from design phase to high-volume production.
  • Ability to quickly learn new concepts and adapt to evolving technologies.
  • Excellent communication and presentation skills.
  • Strong attention to detail and system-level understanding of networking and silicon solutions.

Why Cisco? At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint. Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere. We are Cisco, and our power starts with you.

Similar jobs, posted recently

Open roles like this one, listed in the last 30 days.

You've read the whole posting — now see how you match it.