Olive Jobs
Kandou logo

DFT Engineer CH, UK, INDIA

Kandou

Lausanne, Vaud, SwitzerlandJobNo compensation foundPosted 1mo agoVerified open 5 days ago
Evaluate my fit

Most applications go out cold — see where you stand first. No sign-up to start.

Don't just apply. Show up ready.

Olive works from this exact posting — no sign-up to start.

Evaluate your fitSee where you stand — strengths, gaps, and what to fix first.Get started →Tailor your résuméRewritten against this posting, with a diff of every change.Get started →Practice the interviewA voice mock interview built from this job description.Get started →

At a glance

Compensation
No compensation found
Location
Lausanne, Vaud, Switzerland
Work Authorization
Not specified

Requirements

Credentials this posting asks for.

Bachelor's degree

Job overview

Kandou seeks a resourceful DFT Engineer based in Lausanne, Switzerland or the UK to work on hierarchical MBIST, scan insertion, ATPG pattern generation, timing analysis, and debugging silicon issues.

Skills & qualifications

RequiredNice to have

Skills

DFTSystemVerilogSemiconductorsEDACommunicationDebuggingScriptingSystem VerilogHierarchical MBISTATPGIJTAG

Qualifications

5+ Years DFT ExperienceProven Experience Contributing to DFT SolutionsExperience With IJTAG MethodologiesExperience With Hierarchical MBIST and Scan InsertionExperience in ATPG Pattern Generation and Coverage AnalysisGood Debug Capabilities in Simulating Patterns With TimingExperience With Industry Standard EDA Tools for DFT Timing and SimulationKnowledge of System VerilogBachelor of Engineering in Electronics and Electrical Engineering, Computer Engineering or Equivalent

Full job description

Challenges are our drive, innovation our calling. We at Kandou are a team of passionate accomplished professionals making a mark in the semiconductor industry. We're an innovative leader in high-speed and energy efficient chip-chip link solutions critical to the evolution of the electronics industry, continuously developing to meet the demands of not just the customers of today, but of tomorrow too. If you love to be part of a high-tech scale-up and are motivated by pushing your limits and challenging the status quo, we have an opportunity for you.

We are actively seeking a resourceful DFT Engineer based in Lausanne, Switzerland or UK

Key Responsibilities:

  • Hierarchical MBIST and scan insertion, BSD implementation

  • ATPG pattern generation, coverage analysis, converging to high coverage metrics

  • Pattern simulations with timing

  • Defining test mode timing constraints, analyzing the timing reports and converge timing

  • Developing cycle accurate functional patterns using IJTAG methodology

  • Closely working with the test and production engineering teams to debug and bring up devices at probe and final test

  • Debugging silicon issues

Skills:

  • Excellent communication skills, and strong team player with can do type of attitude

  • Excellent debugging skills

  • Good scripting skills to develop automation

Qualifications:

  • 5+ years of DFT experience including implementation, test pattern development, and simulation

  • Proven experience in contributing to DFT solution to complex designs

  • Experience working with IJTAG methodologies

  • Experience with hierarchical MBIST insertion, hierarchical scan insertion and scan compression methodologies

  • Experience in ATPG pattern generation for different kinds of fault models, fault coverage analysis and converging to high coverage metrics

  • Good debug capabilities in simulating patterns with timing

  • Experience with industry standard EDA tools for DFT, timing, and simulation

  • Knowledge of System Verilog

Education:

  • Bachelor of Engineering in Electronics and Electrical Engineering, Computer Engineering (equivalent or higher)

You've read the whole posting — now see how you match it.

Evaluate my fit