Celestial AI logo

Staff Engineer- RTL Design

Celestial AI

Bengaluru, Karnataka, IndiaFull-timeNo compensation foundPosted 3w agoChecked 2w ago

Most applications go out cold — see where you stand first. No sign-up to start.

At a glance

Compensation
No compensation found
Location
Bengaluru, Karnataka, India
Schedule
Full-time
Work Authorization
US work authorization required

Requirements

Credentials this posting asks for.

Bachelor's degree

Job overview

Celestial AI is hiring a Staff Engineer- RTL Design. Marvell is seeking a Senior Staff Engineer to lead digital IC design for ultra‑dense SRAM memory compilers. The role involves shaping micro‑architecture, writing specifications, implementing RTL, and collaborating with physical design, verification, and post‑silicon teams. The engineer will mentor junior staff and drive methodology across multiple design centers, contributing to high‑impact semiconductor solutions.

Key focus areas include Work with Architecture team to shape micro‑architecture of the chip, Write specifications for relevant block micro‑architecture, and Implement specifications using RTL coding techniques.

Successful candidates bring Bachelor's Degree In Computer Science, Electrical Engineering Or Related Fields, 4+ Years Professional Experience, and Experience In Micro-architecture For Complex Custom SoC/ASIC Products. Important skills include Micro-Architecture, Logic Design, PCIe, CXL, D2D, and UCIe. Preferred (not required): SPI Interface, DDR2 Interface, DDR3 Interface, and Perl.

Skills & qualifications

RequiredNice to have

Skills

Micro-ArchitectureLogic DesignPCIeCXLD2DUCIeUSBAHBAXII2CUARTRTL DesignSynthesisStatic-Timing ClosureFormal VerificationGate-Level SimulationsBlock-Level Function VerificationFront-End Design ToolsFront-End Design MethodologiesLeadershipInterpersonal SkillsCommunicationProblem SolvingDebugging SkillsLead Through AmbiguityChange ManagementTeam PlayerSPI InterfaceDDR2 InterfaceDDR3 InterfacePerlTclUNIX ShellHardware AcceleratorsEmbedded ProcessorsGeneral Purpose MicroprocessorsLogic DebugIndustry-Standard Bus InterfacesSPIMemory InterfacesDDR2DDR3Debug SkillsSelf-MotivatedMentoring Junior EngineersRTL Coding

Qualifications

Bachelor's Degree in Computer Science, Electrical Engineering or Related Fields4+ Years of Related Professional ExperienceExperience in Micro-Architecture for Complex Custom SoC/ASIC ProductsExperience in Hardware AcceleratorsExperience in Embedded ProcessorsExperience in General Purpose MicroprocessorsHands-on Experience for All Aspects of Chip-Development Process

Full job description

About Marvell

Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.

Your Team, Your Impact

As a Digital IC Design Senior Staff Engineer with Marvell, you’ll be a member of the Central Engineering business group. If you picture Marvell as a wheel, Central Engineering is the center hub providing IP to be used by all the other spokes on that wheel, including Automotive, Storage, Security, and Networking. You’ll be part of a digital team of about eight people making a big impact on this organization, working on ultra-dense and performance Static Random Access Memory (SRAM) memory compilers.

This team hires some of the biggest problem solvers in Silicon and has a huge impact on the work done at Marvell. The customers served by this team are often other chip companies and big tech companies, familiar names to all candidates.

What You Can Expect

  • Work with the Architecture team as a design-team leader or member, to shape the micro-architecture of the chip.
  • Write specifications for the relevant block, micro-architecture of one or more block
  • Implement a specification using RTL coding techniques and best practices
  • Work with the physical design teams for synthesis and timing signoff.
  • Work with the Verification team on pre-silicon verification tasks such as reviewing the verification test plan, coverage analysis, and full-chip simulation plus debug.
  • Work with the post-silicon validation teams in qualifying the device for production
  • Work with the project manager to scope and assign tasks, including mentoring less experienced engineers
  • Work with multiple design centers and design groups to shape future methodology
  • Work with software teams to ensure the product meets all software use cases
  • Provide technical guidance and mentoring to junior engineers

What We're Looking For

  • Bachelor’s degree, Master’s degree and/or PhD in Computer Science, Electrical Engineering or related fields and 4+ years of related professional experience.
  • Experience in Micro-architecture for the complex Custom SoC/ASIC products focusing in any one/more areas: Hardware accelertors, Embedded Processors, and/or general purpose microprocessors.
  • Excellent Logic design and debug skills; proficiency in protocols like PCIe/CXL/D2D/UCIe/USB; knowledgeable in bus protocols like AHB/AXI/I2C/UART
  • RTL design experience, Synthesis, static-timing closure, formal verification, gate-level simulations and block-level function verification.
  • Design knowledge of one/more industry-standard bus interfaces (PCIe, SPI, USB, etc.) and memory interfaces (DDR2, DDR3, etc.) are a plus.
  • Hands-on experience for all aspects of chip-development process with proficiency in front-end design tools and methodologies is a must.
  • Knowledge of scripting languages such as Perl, Tcl, and UNIX shell, etc. is a plus.
  • Self-motivated individual who bring positive impacts to the team and organization
  • Team leadership, interpersonal skills and excellent verbal and written communication skills.
  • Problem solving and debugging skills. Can lead through ambiguity and change management.
  • Team player who provides appropriate feedback to management & team members.
  • Ability to operate in a fast-paced environment while creating an environment where teammates feel appreciated & feel recognized for their contributions.

Additional Compensation and Benefit Elements

With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it’s like to work at Marvell, visit our Careers page.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Interview Integrity

To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.

These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.

This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.

#LI-TT1

You've read the whole posting — now see how you match it.