General Dynamics Mission Systems logo

FPGA Engineer

General Dynamics Mission Systems

Bloomington, MNFull-time$99–107K/yrTracked 1mo agoSeen in employer's feed 5 days ago

Most applications go out cold — see where you stand first. No sign-up to start.

At a glance

Compensation
$99–107K/yr
Location
Bloomington, MN
Schedule
Full-time
Work Authorization
US work authorization required

Requirements

Credentials this posting asks for.

Secret clearanceBachelor's degree

Job overview

General Dynamics Mission Systems is hiring a FPGA Engineer. General Dynamics Mission Systems is seeking an FPGA Engineer to define, design, verify, and document ASIC and FPGA developments. This role involves determining architecture, system simulation, and detailed design approaches, as well as evaluating process flow and creating test and simulation plans. The engineer will also verify test results and analyze performance, with potential opportunities to review vendor capabilities and simulation tools.

Key focus areas include Define, design, verify and document ASIC and/or FPGA developments, Determine architecture, system simulation and detailed design approach, and Define module interfaces and all aspects of device design and simulation.

Successful candidates bring Bachelor's In Electrical Or Computer Engineering Or Related Science Engineering Or Mathematics, U.S. Citizenship Required, and 1+ Years Relevant Work Experience. Important skills include ASIC Development, FPGA Development, Architecture Definition, System Simulation, Detailed Design, and Module Interface Definition. Preferred (not required): Vendor Capabilities Review, Foundry Technologies Review, Device Libraries Review, and Simulation Tools Review.

Skills & qualifications

RequiredNice to have

Skills

ASIC DevelopmentFPGA DevelopmentArchitecture DefinitionSystem SimulationDetailed DesignModule Interface DefinitionDevice DesignDevice SimulationHigh Level DesignSynthesisPlace and RouteTiming UtilizationPower UtilizationTest Plan CreationSimulation Plan CreationTest Result VerificationPerformance AnalysisGrasps New Information QuicklyHandles Complex AssignmentsShows InitiativeExecutes Projects ProfessionallyCommunicationRecognize and Report InformationMicrosoft OfficeVendor Capabilities ReviewFoundry Technologies ReviewDevice Libraries ReviewSimulation Tools ReviewAI for Continuous ImprovementAI for Innovation

Qualifications

Bachelor's Degree in Electrical EngineeringBachelor's Degree in Related Science Field1 Year of Relevant Work ExperienceMaster's DegreeU.S. CitizenshipDepartment of Defense Secret Security Clearance

Full job description

Job Duties

Basic Qualifications

Education Requirements:

Bachelor's degree in Electrical or Computer Engineering, or a related Science, Engineering or Mathematics field, plus 1 year of relevant work experience; or Master's degree

Clearance Requirements:

Department of Defense Secret security clearance is preferred at time of hire. Applicants selected will be subject to a U.S. Government security investigation and must meet eligibility requirements for access to classified information. Due to the nature of work performed within our facilities, U.S. citizenship is required.

Responsibilities for this Position

Duties and Tasks:

Responsible for definition, design, verification and documentation for ASIC (Application Specific Integrated Circuit) and/or FPGA (Field Programmable Gate Array) developments

Determines architecture, system simulation and detailed design approach

Defines module interfaces and all aspects of device design and simulation

Evaluates the process flow including but not limited to high level design, synthesis, place and route, timing and power utilization

Creates test and simulation plans that establish functional criteria

Verifies test results and analyzes performance

May also review vendor capabilities, foundry technologies, device libraries and simulation tools

Knowledge, Skills and Abilities:

Clear understanding and able to perform all responsibilities associated with the position

Grasps and applies new information quickly

Good ability to handle more complex assignments with experience

Shows initiative on assignments, and professionally executes projects with little direction

Good written and verbal communication skills

Good ability to recognize and clearly report information relevant to sound ASIC/FPGA design topics

Clear understanding of Microsoft Office application

Identifies opportunities to apply AI for continuous improvement and innovation

Target salary range: USD $98,759.00/Yr. - USD $106,860.00/Yr. This estimate represents the typical salary range for this position based on experience and other factors (geographic location, etc.). Actual pay may vary. This job posting will remain open until the position is filled.

Company Overview

General Dynamics Mission Systems (GDMS) engineers a diverse portfolio of high technology solutions, products and services that enable customers to successfully execute missions across all domains of operation. With a global team of 12,000+ top professionals, we partner with the best in industry to expand the bounds of innovation in the defense and scientific arenas. Given the nature of our work and who we are, we value trust, honesty, alignment and transparency. We offer highly competitive benefits and pride ourselves in being a great place to work with a shared sense of purpose. You will also enjoy a flexible work environment where contributions are recognized and rewarded. If who we are and what we do resonates with you, we invite you to join our high-performance team!

Equal Opportunity Employer / Individuals with Disabilities / Protected Veterans

General Dynamics is an Equal Opportunity/Affirmative Action Employer that is committed to hiring a diverse and talented workforce. EOE/Disability/Veteran

Minimum Education Required

Bachelor Degree

Minimum Experience Required

1 - 20 years

Shift

First (Day)

Number of Openings

1

Public Transportation Accessible

Yes

Veterans Encouraged to Apply

No

Physical Required

Yes

Drug Test Required

Yes

Compensation

$98,759.00 - $106,860.00 / Annually

Postal Code

55431

Job Type

Full Time

Place of Work

On-site

Requisition ID

2026-73539

Job Benefits

Not specified

You've read the whole posting — now see how you match it.