BackEnd (Physical design) Engineer
Most applications go out cold — see where you stand first. No sign-up to start.
Don't just apply. Show up ready.
Olive works from this exact posting — no sign-up to start.
At a glance
Requirements
Credentials this posting asks for.
Job overview
Retym, Inc is hiring a BackEnd (Physical design) Engineer. Retym, Inc. is seeking a Backend Team member for an exciting well-funded start-up. The role involves working on complex designs with high frequency and low-power budgets, focusing on ramp-up full RTL2GDSII flow for leading technology and collaborating with external vendors. The ideal candidate will contribute to timely, first-pass silicon success.
Key focus areas include Execute complete backend implementation flow (Logic Synthesis, P&R, Tape-Out, IR-drop, etc.), Work with design and DFT engineers to write timing and physical constraints, and Sign-off on the design using comprehensive Static Timing Analysis (STA).
Successful candidates bring B.S./M.S. In EE/CE. Important skills include RTL-to-GDSII Ownership, Logic Synthesis, P&R, Tape-Out, IR-Drop, and Constraints & Timing Closure. Preferred (not required): Team Player, Highly Motivated, Learning Abilities, and Good Communication.
Skills & qualifications
Skills
Qualifications
Full job description
For an exciting well-funded start-up, we are looking for a Backend Team member.
You will work on complex design, high frequency and low-power budget. Work on ramp-up full RTL2GDSII flow for leading technology and work with external vendors.
Requirements:
Key responsibilities:
- RTL-to-GDSII Ownership: execute the complete backend implementation flow (Logic Synthesis, P&R, Tape-Out, IR-drop, etc.), ensuring timely, first-pass silicon success.
- Constraints & Timing Closure: Work with design and DFT engineers to write timing and physical constraints, and sign-off on the design using comprehensive Static
Timing Analysis (STA), timing eco implementation.
- Advanced Physical Implementation: Drive complex physical design tasks including Floorplanning, Power/Ground (PG) Mesh implementation, and handling advanced
clocking (CTS/Clock-Mesh) and Hierarchical Design flows.
- Low Power Expertise: Define, implement, and verify advanced low power design techniques to meet aggressive power consumption targets.
- Design for Manufacturability: Implement and verify Design-for-Test (DFT) strategies and close physical verification challenges, specifically focusing on IR-Drop
analysis.
- IP Integration & Automation: Execute complex IP integration, incorporating blocks generated by memory compilers and other automated tools.
- Collaboration: work closely with design team to understand the data path and correctly implement the floorplan, provide feedback on RTL changes required, Implement logical eco post RTL freeze with design team.
- CAD: Improve existing implementation flows to achieve better QOR, write scripts for supporting the P&R flows.
Minimum Qualifications
- Experience of 5+ years in backend design
- Strong expertise of full RTL2GDSII including:
- Logic synthesis & equivalence checking
- Constraints definition and writing
- Complicated IP integration
- Memory compilers and other automated block generators
- DFT
- Floorplanning, PG Mesh
- P&R
- Low power design including definition, implementation and verification
- Timing STA
- IR-Drop
- BS/MS in EE/CE from lead universities
Preferred Qualifications
- Team player
- Highly motivated
- Learning abilities
- Good communication
- Work with external vendors
- Experience in Synopsys/Cadence tools is an advantage
- Low power techniques
- Clock-mesh/ multi source cts
- Hierarchical design flow
- Experience in tape-out procedures
- RTL code reading
A very interesting job and good conditions are guaranteed to the candidates
You've read the whole posting — now see how you match it.