Olive Jobs
Retym, Inc logo

Analog layout designer (Graduate)

Retym, Inc

Yerevan, ArmeniaFull-timeNo compensation foundPosted 1mo agoVerified open 4 days ago
Evaluate my fit

Most applications go out cold — see where you stand first. No sign-up to start.

Don't just apply. Show up ready.

Olive works from this exact posting — no sign-up to start.

Evaluate your fitSee where you stand — strengths, gaps, and what to fix first.Get started →Tailor your résuméRewritten against this posting, with a diff of every change.Get started →Practice the interviewA voice mock interview built from this job description.Get started →

At a glance

Compensation
No compensation found
Location
Yerevan, Armenia
Schedule
Full-time
Work Authorization
Not specified

Job overview

Retym, Inc is hiring an Analog layout designer (Graduate). Retym, Inc. is seeking an entry-level analog layout designer to join their well-funded start-up. The successful candidate will be part of a team developing high-end ADC/DAC in an advanced process for optical communication.

Key focus areas include Develop high end ADC/DAC in an advanced process for optical communication.

Successful candidates bring 1+ Years Experience In Advanced Tech Nodes. Important skills include Schematic Flow, CMOS Device Physics, Analog Layout Fundamentals, Matching And Parasitic Sensitivity, DRC, and LVS. Preferred (not required): Mentor Tools.

Skills & qualifications

RequiredNice to have

Skills

Schematic FlowCMOS Device PhysicsAnalog Layout FundamentalsMatching and Parasitic SensitivityDRCLVSERC FlowsFoundry PDK UsageHigh-Speed Layout RequirementsLow Noise Layout RequirementsHighly MotivatedLearning AbilitiesCommunication Skills in EnglishMentor ToolsCadence Tools

Qualifications

1+ Years in Advanced Tech Nodes

Full job description

FFor an exciting well-funded start-up, we are looking for entry level layout engineers.

You will be part of the team which develops high end ADC/DAC in an advanced process for optical communication.

Requirements:

Minimum Qualifications

Experience of 1+ years in advanced tech nodes (3n up to 16n TSMC)

This experience must include:

  • Good understanding of schematic flow
  • Strong understanding of:
  • CMOS device physics (basic level)
  • Analog layout fundamentals, matching and parasitic sensitivity
  • Solid knowledge of:
  • DRC, LVS, ERC flows
  • Foundry PDK usage
  • Understanding of high-speed, low noise layout requirements
  • Highly motivated
  • Learning abilities
  • Good communication skills in English
  • Experience in both Mentor and Cadence tools is an advantage

You've read the whole posting — now see how you match it.

Evaluate my fit